NEC

MOS INTEGRATED CIRCUIT

μ PD17704, 17705, 17707, 17708, 17709

4-BIT SINGLE-CHIP MICROCONTROLLERS WITH DEDICATED HARDWARE FOR DIGITAL TUNING SYSTEM

The μ PD17704, 17705, 17707, 17708, and 17709 are 4-bit single-chip CMOS microcontrollers containing hardware for digital tuning systems.

Provided with a wealth of hardware, these microcontrollers are available in many variations of ROM and RAM capacities to support various applications.

Therefore, a high-performance, multi-function digital tuning system can be configured with only one chip. In addition, a one-time PROM model, μ PD17P709, which can be written only once and therefore is ideal for program evaluation and small-scale production of a μ PD17704, 17705, 17707, 17708, or 17709 system, is also available.

FEATURES

*

	μPD17704	μPD17705	μPD17707	μPD17708	μPD17709
Program memory (ROM)	16K bytes (8192 × 16 bits)	24K bytes (12288 × 16 bits)		32K bytes (16384 × 16 bits)	
General Purpose data memory (RAM)	672 × 4 bits		1120 × 4 bits		1776 × 4 bits

- · Instruction execution time
 - 1.78 μ s (with fx = 4.5-MHz crystal oscillator)
- PLL frequency synthesizer
 - Dual modulus prescaler (130 MHz MAX.), programmable divider, phase comparator, charge pump
- Abundant peripheral hardware units
 General-purpose I/O ports, serial interfaces, A/D
 converter, D/A converter (PWM output), BEEP
 output, frequency counter
- · Many interrupts
 - External : 6 sources
 Internal : 6 sources
- Power-ON reset, CE reset, and power failure detection circuit
- Supply voltage: $VDD = 5 V \pm 10 \%$

Unless otherwise specified, the μ PD17709 is treated as the representative model in this document.

The information in this document is subject to change without notice.

ORDERING INFORMATION

	Part Number	Package
*	μPD17704GC-××-3B9	80-pin plastic QFP (14 \times 14 mm, 0.65 mm pitch)
*	μ PD17705GC-××-3B9	80-pin plastic QFP (14 $ imes$ 14 mm, 0.65 mm pitch)
	μ PD17707GC-××-3B9	80-pin plastic QFP (14 $ imes$ 14 mm, 0.65 mm pitch)
	μ PD17708GC-××-3B9	80-pin plastic QFP (14 $ imes$ 14 mm, 0.65 mm pitch)
	μ PD17709GC- \times \times -3B9	80-pin plastic QFP (14 × 14 mm, 0.65 mm pitch)

Remark ××× indicates a ROM code number.

FUNCTIONAL OUTLINE

Item	Part Number	μPD17704	μPD17705	μPD17707	μPD17708	μPD17709	
Program memory (ROM)		16K bytes (8192 × 16 bits)	24K bytes (122	88 × 16 bits)	32K bytes (16	384 × 16 bits)	
General-purpos	e data memory (RAM)	672 × 4 bits	-	1120 × 4 bits		1176 × 4 bit	
Instruction exe	ecution time	1.78 μ s (with fx	= 4.5-MHz cryst	al oscillator)			
General-purpo	ose port	I/O port :Input port :Output port:					
Stack level		Address stacInterrupt stacDBF stack	k: 4 levels	be manipulated	via software)		
Interrupt		External: 6 sources (falling edge of CE pin, INT0 through INT4) Internal: 6 sources (timers 0 through 3, serial interfaces 0 and 1)					
Timer		5 channels • Basic timer (clock: 10, 20, 50, 100 Hz) : 1 channel • 8-bit timer with gate counter (clock: 1 k, 2 k, 10 k, 100 kHz): 1 channel • 8-bit timer (clock: 1 k, 2 k, 10 k, 100 kHz) : 2 channels • 8-bit timer multiplexed with PWM (clock: 440 Hz, 4.4 kHz) : 1 channel					
A/D converter		8 bits \times 6 channels (hardware mode and software mode selectable)					
D/A converter	(PWM)	3 channels (8-bit or 9-bit resolution selectable by software) Output frequency: 4.4 kHz, 440 Hz (with 8-bit PWM selected) 2.2 kHz, 220 Hz (with 9-bit PWM selected)					
Serial interfac	e	2 units (3 channels) • 3-wire serial I/O : 2 channels • 2-wire serial I/O/I ² C bus: 1 channel					
PLL frequency synthesizer	Division mode		w mode (VCOL p	oin (MF mode) : oin (HF mode) : oin (VHF mode):	10 to 40 MHz)		
	Reference frequency	13 types select	able (1, 1.25, 2.5	, 3, 5, 6.25, 9, 10	0, 12.5, 18, 20, 2	25, 50 kHz)	
	Charge pump	Two error-out output pins (EO0, EO1)					
	Phase comparator	Unlock status detectable by program					

Part Number Item	μPD17704	μPD17705	μPD17707	μPD17708	μPD17709	
Frequency counter	Intermediate frequency (IF) measurement P1C0/FMIFC pin: in FMIF mode 10 to 11 MHz in AMIF mode 0.4 to 0.5 MHz P1C1/AMIFC pin: in AMIF mode 0.4 to 0.5 MHz External gate width measurement P2A1/FCG1, P2A0/FCG0 pin					
BEEP output	2 pins Output frequency: 1 kHz, 3 kHz, 4 kHz, 6.7 kHz (BEEP0 pin) 67 Hz, 200 Hz, 3 kHz, 4 kHz (BEEP1 pin)					
Reset	Power-ON reset (on power application) Reset by RESET pin Watchdog timer reset Can be set only once on power application: 65536 instruction, 131072 instruction, or no-use selectable					
	 Stack pointer overflow/underflow reset Can be set only once on power application: interrupt stack or address stack selectable CE reset (CE pin low → high level) CE reset delay timing can be set. Power failure detection function 					
Standby	Clock stop m Halt mode (H	, ,				
Supply voltage		n: V _{DD} = 4.5 to 5. on: V _{DD} = 3.5 to 5				
Package	80-pin plastic C	QFP (14 × 14 mm	, 0.65 mm pitch)			

PIN CONFIGURATION (Top View)

```
80-pin plastic QFP (14 × 14 mm, 0.65 mm pitch)


★ μPD17704GC-××-3B9

★ μPD17705GC-××-3B9

μPD17707GC-××-3B9

μPD17708GC-××-3B9

μPD17709GC-××-3B9
```



PIN NAME

AD0-AD5 : Port 2C : A/D converter input P2C0-P2C3 **AMIFC** : AM frequency counter input P2D0-P2D2 : Port 2D BEEP0, BEEP1: BEEP output P3A0-P3A3 : Port 3A CE : Chip enable P3B0-P3B3 : Port 3B EO0, EO1 : Port 3C : Error-out output P3C0-P3C3 FCG0, FGC1 : Frequency counter gate input P3D0-P3D3 : Port 3D : CPU regulator **FMIFC** : FM frequency counter input REG

GND0-GND2 : Ground 0 to 2 RESET : Reset input

SCKO, SCK1 INT0-INT4 : External interrupt input : 3-wire serial clock I/O PWM0-PWM2 : D/A converter output SCL : 2-wire serial clock I/O SDA : 2-wire serial data I/O P0A0-P0A3 : Port 0A P0B0-P0B3 : Port 0B SI0, SI1 : 3-wire serial data input

P0C0-P0C3 : Port 0C SO0, SO1 : 3-wire serial data output : Port 0D P0D0-P0D3 : Test input TEST

P1A0-P1A3 : Port 1A TM0G : Timer 0 gate input

P1B0-P1B3 : Port 1B **VCOH** : Local oscillation high input P1C0-P1C3 : Port 1C : Local oscillation low input **VCOL**

P1D0-P1D3 : Port 1D VDDO, VDD1 : Power supply

P2A0-P2A2 : Port 2A XIN, XOUT : Main clock oscillation

P2B0-P2B3 : Port 2B

BLOCK DIAGRAM




TABLE OF CONTESNTS

1.	PIN F	UNCTIONS	11
	1.1	Pin Function List	11
	1.2	Equivalent Circuits of Pins	16
	1.3	Connections of Unused Pins	21
	1.4	Cautions on Using CE, INT0 through INT4, and RESET Pins	23
	1.5	Cautions on Using TEST Pin	23
2.	PROC	GRAM MEMORY (ROM)	24
	2.1	Outline of Program Memory	24
	2.2	Program Memory	25
	2.3	Program Counter	26
	2.4	Flow of Program	
	2.5	Cautions on Using Program Memory	29
3.	ADDF	RESS STACK (ASK)	30
	3.1	Outline of Address Stack	30
	3.2	Address Stack Register (ASR)	30
	3.3	Stack Pointer (SP)	32
	3.4	Operation of Address Stack	33
	3.5	Cautions on Using Address Stack	34
4.	DATA	MEMORY (RAM)	35
	4.1	Outline of Data Memory	
	4.2	Configuration and Function of Data Memory	
	4.3	Data Memory Addressing	42
	4.4	Cautions on Using Data Memory	43
5.	SYST	EM REGISTERS (SYSREG)	44
	5.1	Outline of System Registers	44
	5.2	System Register List	45
	5.3	Address Register (AR)	
	5.4	Window Register (WR)	48
	5.5	Bank Register (BANK)	49
	5.6	Index Register (IX) and Data Memory Row Address Pointer (MP: memory pointer)	50
	5.7	General Register Pointer (RP)	52
	5.8	Program Status Word (PSWORD)	54
6.	GENE	ERAL REGISTER (GR)	56
	6.1	Outline of General Register	56
	6.2	General Register	56
	6.3	Generating Address of General Register by Each Instruction	57
	6.4	Cautions on Using General Register	57

7.	ALU (Arithmetic Logic Unit) BLOCK	. 58
	7.1	Outline of ALU Block	. 58
	7.2	Configuration and Function of Each Block	59
	7.3	ALU Processing Instruction List	. 59
	7.4	Cautions on Using ALU	. 63
8.	REGIS	TER FILE (RF)	. 64
	8.1	Outline of Register File	. 64
	8.2	Configuration and Function of Register File	65
	8.3	Control Registers	. 66
	8.4	Port Input/Output Selection Registers	78
	8.5	Cautions on Using Register File	. 84
9.	DATA	BUFFER (DBF)	. 85
	9.1	Outline of Data Buffer	. 85
	9.2	Data Buffer	. 86
	9.3	Relationships between Peripheral Hardware and Data Buffer	. 87
	9.4	Cautions on Using Data Buffer	. 90
10.	DATA	BUFFER STACK	. 91
	10.1	Outline of Data Buffer Stack	. 91
	10.2	Data Buffer Stack Register	. 91
	10.3	Data Buffer Stack Pointer	. 93
	10.4	Operation of Data Buffer Stack	. 94
	10.5	Using Data Buffer Stack	. 95
	10.6	Cautions on Using Data Buffer Stack	95
11.	GENE	RAL-PURPOSE PORT	. 96
	11.1	Outline of General-purpose Port	. 96
	11.2	General-Purpose I/O Port (P0A, P0B, P0C, P1D, P2A, P2B, P2C, P2D, P3A, P3B, P3C, P3D)	99
	11.3	General-Purpose Input Port (P0D, P1A, P1C)	
	11.4	General-Purpose Output Port (P1B)	
12.	INTE	RRUPT	. 117
	12.1		
	12.2	Interrupt Control Block	
	12.3	Interrupt Stack Register	
	12.4	Stack Pointer, Address Stack Registers, and Program Counter	
	12.5	Interrupt Enable Flip-Flop (INTE)	
	12.6	Accepting Interrupt	
	12.7	Operations after Interrupt Has Been Accepted	
	12.8	Returning from Interrupt Routine	
	12.9	External Interrupts (CE and INT0 through INT4 pins)	
		Internal Interrupts	
13	TIME	RS	149
		Outline of Timers	

	13.2	Basic Timer 0	150
	13.3	Timer 0	163
	13.4	Timer 1	172
	13.5	Timer 2	179
	13.6	Timer 3	186
14.	A/D C	ONVERTER	193
	14.1	Outline of A/D Converter	
	14.2	Input Selection Block	
	14.3	Compare Voltage Generation and Compare Blocks	196
	14.4	Comparison Timing Chart	199
	14.5	Using A/D Converter	200
	14.6	Cautions on Using A/D Converter	201
	14.7	Status at Reset	201
15.	D/A C	ONVERTER (PWM mode)	202
	15.1	Outline of D/A Converter	202
	15.2	PWM Clock Selection Register	203
	15.3	PWM Output Selection Block	204
	15.4	Duty Setting Block	207
	15.5	Clock Generation Block	
	15.6	D/A Converter Output Wave	211
	15.7	Example of Using D/A Converter	214
	15.8	Status at Reset	215
16.	SERIA	AL INTERFACES	
	16.1	Outline of Serial Interfaces	
	16.2	Serial Interface 0	
	16.3	Serial Interface 1	245
17.		REQUENCY SYNTHESIZER	
	17.1	Outline of PLL Frequency Synthesizer	
	17.2	Input Selection Block and Programmable Divider	
	17.3	Reference Frequency Generator	
	17.4	Phase Comparator (φ-DET), Charge Pump, and Unlock FF	
	17.5	PLL Disabled Status	
	17.6	Using PLL Frequency Synthesizer	
	17.7	Status at Reset	271
18.		UENCY COUNTER	
	18.1	Outline of Frequency Counter	
	18.2	Input/Output Selection Block and Gate Time Control Block	
	18.3	Start/Stop Control Block and IF Counter	
	18.4	Using IF Counter	
	18.5	Using External Gate Counter	
	106	Chatric at Donat	206

19.	BEEP		287
	19.1	Outline of BEEP	287
	19.2	I/O Selection Block and Output Selection Block	288
	19.3	Clock Selection Block and Clock Generation Block	290
	19.4	Output Waveform of BEEP	291
	19.5	Status at Reset	
20.	STAN	DBY	292
	20.1	Outline of Standby Function	
	20.2	Halt Function	
	20.3	Clock Stop Function	
	20.4	Device Operation in Halt and Clock Stop Status	
	20.5	Cautions on Processing of Each Pin in Halt and Clock Stop Status	
	20.6	Device Operation Control Function of CE Pin	
	20.0	Device Operation Control Function of CE Fin	303
21	RESE	Т	306
۷١.	21.1	Outline of Reset	
	21.1	CE Reset	
	21.3	Power-ON Reset	
	21.3	Relationship between CE Reset and Power-ON Reset	
	21.4	Reset by RESET Pin	
	21.5	WDT&SP Reset	
	21.0		
	21.7	Power Failure Detection	321
22	INSTE	UCTION SET	333
	22.1	Outline of Instruction Set	
		Legend	
		Instruction List	
		Assembler (RA17K) Embedded Macro Instruction	
	22.4	Assembler (RAT/K) Embedded Macro Instruction	330
23	RESE	RVED SYMBOLS	337
	23.1	Data Buffer (DBF)	
	23.2	System Registers (SYSREG)	
	23.3	Port Registers	
	23.4	Register File (Control Registers)	
	23.5	Peripheral Hardware Registers	
		Others	
	20.0		0-10
24.	ELEC.	TRICAL CHARACTERISTICS	346
25.	PACK	AGE DRAWING	349
26.	RECO	MMENDED SOLDERING CONDITIONS	350
A -	DE 1101	V. A. CALITIONS ON CONNECTING OBVETAL BECOMATOR	054
AΡ	PENDI.	X A. CAUTIONS ON CONNECTING CRYSTAL RESONATOR	კ 51
ΔΡ	DENDI.	X B. DEVELOPMENT TOOLS	352

1. PIN FUNCTIONS

1.1 Pin Function List

Pin No.	Symbol		Functio	n		Output Form	
1 41 42	INT2 INT1 INT0	Edge-detectable ve specified.	Edge-detectable vectored interrupt input pins. Rising or falling edge can be specified.				
2 3 4 5	P1A3/INT4 P1A2/INT3 P1A1 P1A0/TM0G	signal input pins. P1A3 through P 4-bit input por INT4, INT3 Edge-detectat TM0G	 P1A3 through P1A0 4-bit input port INT4, INT3 Edge-detectable vectored interrupt 				
		Power-ON reset	At reset WDT&SP reset	CE reset	With clock stopped		
		Input (P1A3 through P1A0)	Input (P1A3 through P1A0)	Retained	Retained		
6 	P3A3 	4-bit I/O port. Can be set in input or output mode in 4-bit units.					
9	P3A0	At reset			With clock stopped		
		Power-ON reset	WDT&SP reset	CE reset	1		
		Input	Input	Retained	Retained		
10 	P3B3 	4-bit I/O port. Can be set in input or output mode in 4-bit units.					
13	P3B0	At reset			With clock stopped		
		Power-ON reset	WDT&SP reset	CE reset			
		Input	Input	Retained	Retained		
14 15 16	P2A2 P2A1/FCG1 P2A0/FCG0	Port 2A multiplexed with external gate counter input pins. P2A2 through P2A0 3-bit I/O port Can be set in input or output mode in 1-bit units. FCG1, FCG0 Input for external gate counter				CMOS push-pull	
			At reset With clock stopped				
		Power-ON reset	WDT&SP reset	CE reset	1		
		Input (P2A2 through P2A0)	Input (P2A2 through P2A0)	Retained (P2A2 through P2A0)	Retained (P2A2 through P2A0)		

Pin No.	Symbol		Functio	n		Output Form	
17 18 20	P1B3 P1B2/PWM2 P1B0/PWM0	Port 1B multiplexed P1B3 through P 4-bit output po PWM2 through F 8- or 9-bit D/A	N-ch open-drain (12 V)				
			At reset		With clock stopped		
		Power-ON reset	WDT&SP reset	CE reset	1		
		Outputs low level (P1B3 through P1B0)	Outputs low level (P1B3 through P1B0)	Retained	Retained (P1B3 through P1B0)		
21 33 75	GND2 GND1 GND0	Ground				ı	
22 25	POD3/AD3 POD0/AD0	P0D3 through P 4-bit input por Can be conne AD3 through AD	Port 0D multiplexed with A/D converter input pins P0D3 through P0D0 4-bit input port Can be connected with pull-down resistor in 1-bit units. AD3 through AD0 Analog input of A/D converter with 8-bit resolution				
			At reset		With clock stopped		
		Power-ON reset	WDT&SP reset	CE reset			
		Input with pull-down resistor (P0D3 through P0D0)	Input with pull-down resistor (P0D3 through P0D0)	Retained	Retained		
26 27 28 29	P1C3/AD5 P1C2/AD4 P1C1/AMIFC P1C0/FMIFC	 P1C3 through P 4-bit input por AD5, AD4 Analog input t FMIFC, AMIFC 	Port 1C multiplexed with A/D converter input and IF counter input pins. P1C3 through P1C0 4-bit input port AD5, AD4 Analog input to A/D converter with 8-bit resolution				
		Power-ON reset Input (P1C3 through P1C0)	WDT&SP reset Input (P1C3 through P1C0)	CE reset • P1C3/AD5, P1C2/AD4 retained • P1C1/AMIFC, P1C0/FMIFC input (P1C1, P1C0)	• P1C3/AD5, P1C2/AD4 retained • P1C1/AMIFC, P1C0/FMIFC input (P1C1, P1C0)		


Pin No.	Symbol		Functio	n		Output Form		
30 79	Vaa1 Vaa0	Power supply. Sup With CPU and With CPU ope With clock sto	-					
31 32	VCOL	VCOH Active with VF VCOL Active with HF Because the input	Active with VHF mode selected by program; otherwise, pulled down.					
34 35	EO0 EO1		oscillation and the r	ency synthesizer. C esult of comparison	·	CMOS 3-state		
			At reset		With clock stopped			
		Power-ON reset High-impedance output	WDT&SP reset High-impedance output	CE reset High-impendance output	High-impedance output			
36	TEST	Test input pin. Be sure to connec	_					
37 38 39 40	P1D3 P1D2 P1D1/BEEP1 P1D0/BEEP0	Port 1D and BEEP P1D3 through P 4-bit I/O port Can be set in BEEP1, BEEP0 BEEP output	•	e in 1-bit units.		CMOS push-pull		
			At reset		With clock stopped			
		Power-ON reset	WDT&SP reset	CE reset				
		Input (P1D3 through P1D0)	Input (P1D3 through P1D0)	Retained (P1D3 through P1D0)	Retained (P1D3 through P1D0)			
43 	P2B3 	4-bit I/O Port. Can be set in inpu	t or output mode in	1-bit units.		CMOS push-pull		
46	P2B0		At reset		With clock stopped			
		Power-ON reset	WDT&SP reset	CE reset				
		Input	Input	Retained	Retained			
47 	P3C3 	4-bit I/O Port. Can be set in inpu	t or output mode in 4	1-bit units.		CMOS push-pull		
50	P3C0		At reset		With clock stopped			
		Power-ON reset	WDT&SP reset	CE reset				
		Input	Input	Retained	Retained			

Pin No.	Symbol		Output Form				
51 	P3D3	4-bit I/O Port. Can be set in inpu	t or output mode in 4	1-bit units.		CMOS push-pull	
54	P3D0	At reset With clock stopped					
		Power-ON reset	WDT&SP reset	CE reset			
		Input	Input	Retained	Retained		
55 	P2C3	4-bit I/O Port. Can be set in inpu	CMOS push-pull				
58	P2C0		At reset		With clock stopped		
		Power-ON reset	WDT&SP reset	CE reset			
		Input	Input	Retained	Retained		
59 	P0C3	4-bit I/O Port. Can be set in inpu	t or output mode in 4	4-bit units.		CMOS push-pull	
62	P0C0		At reset		With clock stopped		
		Power-ON reset	WDT&SP reset	CE reset			
		Input	Input	Retained	Retained		
63 64 65 66 67 68 69 70	P0A3/DSA P0A2/SCL P0A1/SCK0 P0A0/SO0 P0B3/SI0 P0B2/SCK1 P0B1/SO1 P0B0/SI1	POA3 through Poart 4-bit I/O port Can be set in POB3 through Poart 4-bit I/O port Can be set in SDA, SCL Serial data an I ² C bus mode SCKO, SOO, SIO Serial clock I/O	Ports P0A and P0B are multiplexed with I/O of serial interface. P0A3 through P0A0 4-bit I/O port Can be set in input or output mode in 1-bit units. P0B3 through P0B0 4-bit I/O port Can be set in input or output mode in 1-bit units. SDA, SCL Serial data and serial clock I/O of serial interface 0 in 2-wire serial I/O or I ² C bus mode SCK0, SO0, SI0 Serial clock I/O, serial data output, and serial data input of serial interface 0 in 3-wire serial I/O mode				
		in 3-wire seria			Г		
			At reset		With clock stopped		
		Power-ON reset	WDT&SP reset	CE reset			
		(P0A3 through P0A0, P0B3 through P0B0)	P0A3 through P0A0, P0B3 through P0B0	Retained (P0A3 through P0A0, P0B3 through P0B0)	Retained (P0A3 through P0A0, P0B3 through P0B0)		
71 	P2D2	3-bit I/O port. Can be set in inpu	t or output mode in	1-bit units.		CMOS push-pull	
73	P2D0		At reset		With clock stopped		
		Power-ON reset	WDT&SP reset	CE reset			
		Input	Input	Retained	Retained		
	l		· · · · · · · · · · · · · · · · · · ·	l			

Pin No.	Symbol	Function	Output Form
74	REG	CPU regulator. Connect this pin to GND via $0.1-\mu\mathrm{F}$ capacitor.	_
76 77	Xout Xin	Ground pins of crystal resonator.	_
78	CE	 Device operation-selection, CE reset, and interrupt signal input pin. Device operation-select When CE is high, PLL frequency synthesizer can operate. When CE is low, PLL frequency synthesizer is automatically disabled internally. CE reset When CE goes high, device is reset at rising edge of internal basic timer setting pulse. This pin also has reset timing delay function. Interrupt Vectored interrupt occurs at falling edge of this pin. 	-
80	RESET	Reset input	_


1.2 Equivalent Circuits of Pins

```
(1) P0A (P0A1/SCK0, P0A0/SO0)
P0B (P0B3/SI0, P0B2/SCK1, P0B1/SO1, P0B0/SI1)
P0C (P0C3, P0C2, P0C1, P0C0)
P1D (P1D3, P1D2, P1D1/BEEP1, P1D0/BEEP0)
P2A (P2A2, P2A1/FCG1, P2A0/FCG0)
P2B (P2B3, P2B2, P2B1, P2B0)
P2C (P2C3, P2C2, P2C1, P2C0)
P2D (P2D2, P2D1, P2D0)
P3A (P3A3, P3A2, P3A1, P3A0)
P3B (P3B3, P3B2, P3B1, P3B0)
P3C (P3C3, P3C2, P3C1, P3C0)
P3D (P3D3, P3D2, P3D1, P3D0)
```




Note This is an internal signal that is output when the clock stop instruction is executed, and its circuit is designed not to increase the current consumption due to noise even if it is floated.

(2) POA (POA3/SDA, POA2/SCL) (I/O)




Note This is an internal signal that is output when the clock stop instruction is executed, and its circuit is designed not to increase the current consumption due to noise even if it is floated.

(3) P1B (P1B3, P1B2/PWM2, P1B1/PWM1, P1B0/PWM0) (output)




(4) POD (POD3/AD3, POD2/AD2, POD1/AD1, POD0/AD0) (input)




Note This is an internal signal that is output when the clock stop instruction is executed, and its circuit is designed not to increase the current consumption due to noise even if it is floated.

(5) P1A (P1A1) (input)




Note This is an internal signal output on execution of the clock stop instruction, and its circuit is designed not to increase the current consumption due to noise even if the pin is floated.

(6) P1C (P1C3/AD5, P1C2/AD4) (input)



Note This is an internal signal output on execution of the clock stop instruction, and its circuit is designed not to increase the current consumption due to noise even if the pin is floated.

(7) P1C (P1C1/AMIFC, P1C0/FMIFC) (input)



Note This is an internal signal output on execution of the clock stop instruction, and its circuit is designed not to increase the current consumption due to noise even if the pin is floated.


(8) CE

RESET


INTO, INT1, INT2

P1A (P1A3/INT4, P1A2/INT3, P1A0/TM0G)


(Schmitt trigger input)




(9) Xout (output), Xin (input)



(10) EO1, EO0 (output)



(11) VCOH, VCOL (Input)



1.3 Connections of Unused Pins

It is recommended to connect unused pins as follows:

Table 1-1. Connections of Unused Pins (1/2)

Pin Name		I/O Mode	Recommended Connections of Unused Pins		
Port pin	P0D3/AD3-P0D0/AD0	Input	Individually connect to GND via resistor Note 1.		
	P1C3/AD5				
	P1C2/AD4				
	P1C1/AMIFCNote 2		Set in port mode and individually connect to VDD or GND		
	P1C0/FMIFCNote 2		via resistor ^{Note 1} .		
	P1A3/INT4		Individually connect to GND via resistor ^{Note 1} .		
	P1A2/INT3				
	P1A1				
	P1A0/TM0G				
	P1B3	N-ch open-drain	Set to low-level output by software and then open.		
	P1B2/PWM2-P1B0/PWM0	output			
	P0A3/SDA	I/ONote 3	Set in general-purpose input port mode by software and		
	P0A2/SCL		individually connect to V _{DD} or GND via resistor ^{Note 1} .		
	P0A1/SCK0				
	P0A0/SO0				
	P0B3/SI0				
	P0B2/SCK1				
	P0B1/SO1				
	P0B0/SI1				
	P0C3-P0C0				
	P1D3				
	P1D2				
	P1D1/BEEP1				
	P1D0/BEEP0				
	P2A2				
	P2A1/FCG1				
	P2A0/FCG0				
	P2B3-P2B0				
	P2C3-P2C0				
	P2D2-P2D0				

- Notes 1. If a pin is externally pulled up (connected to V_{DD} via resistor) or pulled down (connected to GND via resistor) with a high resistance, the pin almost enters a high-impedance state, increasing the current (through-current) consumption of the port. Generally, the resistance of a pull-up or pull-down resistor is several 10 k Ω , though it depends on the application circuit.
 - 2. Do not set these pins as AMIFC and FMIFC pins; otherwise, the current consumption will increase.
 - 3. The I/O ports are set in the general-purpose I/O port mode at power-ON reset, when reset by the RESET pin, or when reset due to overflow or underflow of the watchdog timer or the stack.

Table 1-1. Connections of Unused Pins (2/2)

	Pin Name	I/O Mode	Recommended Connections of Unused Pins		
Port pin	P3A3-P3A0	I/ONote 2	Set in general-purpose input port mode by software and		
	P3B3-P3B0		individually connect to VDD or GND via resistor Note 1.		
	P3C3-P3C0				
	P3D3-P3D0				
Pins other	CE	Input	Connect to VDD via resistor Note 1.		
than port	EO1	Output	Open		
pins	EO0				
	INT0-INT2	Input	Individually connect to GND via resistorNote 1.		
	RESET	Input	Connect to VDD via resistorNote 1.		
	TEST	-	Directly connect to GND.		
	VCOH	Input	Disable PLL via software and open.		
	VCOL				

- Notes 1. If a pin is externally pulled up (connected to V_{DD} via resistor) or pulled down (connected to GND via resistor) with a high resistance, the pin almost enters a high-impedance state, increasing the current (through-current) consumption of the port. Generally, the resistance of a pull-up or pull-down resistor is several 10 k Ω , though it depends on the application circuit.
 - 2. The I/O ports are set in the general-purpose input port mode at power-ON reset, when reset by the RESET pin, or when reset due to overflow or underflow of the watchdog timer or the stack.

1.4 Cautions on Using CE, INTO through INT4, and RESET Pins

The CE, INT0 through INT4, and $\overline{\text{RESET}}$ pins have a function to set a test mode in which the internal operations of the $\mu\text{PD17709}$ are tested (IC test), in addition to the functions listed in 1.1 Pin Function List.


When a voltage exceeding V_{DD} is applied to any of these pins, the device is set in the test mode. If a noise exceeding V_{DD} is superimposed during normal operation, therefore, the test mode is set by mistake, hindering the normal operation.

Especially if the wiring length of pins is too long, noise is superimposed on these pins. In consequence, the above problem occurs.

Therefore, keep the wiring length as short as possible to prevent noise from being superimposed. If superimposition of noise is unavoidable, connect an external component as illustrated below to suppress the noise.

Connect a diode with low V_F between a pin and V_{DD}.


Connect a capacitor between a pin and VDD.



1.5 Cautions on Using TEST Pin

When V_{DD} is applied to the TEST pin, the device is set in the test mode. Therefore, be sure to keep the wiring length of this pin as short as possible, and directly connect it to the GND pin.

If the wiring length between the TEST pin and GND pin is too long, or if external noise is superimposed on the TEST pin, generating a potential difference between the TEST pin and GND pin, your program may not run normally.



2. PROGRAM MEMORY (ROM)


2.1 Outline of Program Memory

Figure 2-1 outlines the program memory.

As shown in this figure, the addresses of the program memory are specified by the program counter. The program memory has the following two major functions.

- To store programs
- · To store constant data

Figure 2-1. Outline of Program Memory



2.2 Program Memory

Figure 2-2 shows the configuration of the program memory.

As shown in this figure, the μ PD17704 has 16K bytes (8192 × 16 bits) of program memory, the μ PD17707 has 24K bytes (12288 × 16 bits), and the μ PD17708 and 17709 have 32K bytes (16384 × 16 bits).

Therefore, the program memory addresses of the μ PD17704 are 0000H through 1FFFH, those of the μ PD17705, 17707 are 0000H through 2FFFH, and those of the μ PD17708 and 17709 are 0000H through 3FFFH.

Because all "instructions" are "one-word instructions", one instruction can be stored to one address of the program memory.

As constant data, the contents of the program memory are read to the data buffer by using a table reference instruction.

Address 0000H Reset start address Serial interface 1 interrupt vector 0 0 0 2 H Serial interface 0 interrupt vector 0003H Timer 3 interrupt vector BR @AR instruction Page 0 CALL addr 0 0 0 4 H Timer 2 interrupt vector instruction branch address subroutine 0005H Timer 1 interrupt vector entry address CALL @AR instruction 0 0 0 6 H Timer 0 interrupt vector subroutine entry address 0007H INT4 pin interrupt vector 0008H INT3 pin interrupt vector MOVT DBF, @AR instruction table reference address Segment 0 BR addr 0 0 0 9 H INT2 pin interrupt vector instruction 000AH INT1 pin interrupt vector branch address 000BH INT0 pin interrupt vector Falling edge interrupt vector of CE pin 000CH 07FFH Page 1 0 F F F H Page 2 17FFH Page 3 (μPD17704) 1FFFH 2000H CALL addr Page 0 subroutine entry address Page 1 BR addr Segment 1 (μPD17705, 17707) 2 F F F H (system instruction segment) branch Page 2 address Page 3 (μPD17708, 17709) 3 F F F H 16 bits

Figure 2-2. Configuration of Program Memory

2.3 Program Counter


2.3.1 Configuration of program counter

Figure 2-3 shows the configuration of the program counter.

As shown in this figure, the program counter consists of a 13-bit binary counter and a 1-bit segment register (SGR). Bits 11 and 12 of the program counter indicate a page.

The program counter specifies an address of the program memory.

Figure 2-3. Configuration of Program Counter



2.3.2 Segment register (SGR)

The segment register specifies a segment of the program memory.

Table 2-1 shows the relationships between the segment register and program memory.

The segment register is set only when the SYSCAL entry instruction is executed.

Table 2-1. Relationships between Segment Register and Program Memory

Value of Segment Register	Segment of Program Memory		
О	Segment 0		
1	Segment 1		

2.4 Flow of Program

The flow of the program is controlled by the program counter that specifies an address of the program memory.

The program flow when each instruction is executed is described below.

Figure 2-5 shows the value that is set to the program counter when each instruction is executed.

Table 2-2 shows the vector address when an interrupt is accepted.

2.4.1 Branch instruction

(1) Direct branch ("BR addr")

The branch destination address of the direct branch instruction is in the same segment of the program memory. In other words, a branch cannot be executed exceeding a segment.

(2) Indirect branch ("BR @AR")

The branch destination addresses of the indirect branch instruction are all the addresses of the program memory, i.e., addresses 0000H through 1FFFH for the μ PD17704, addresses 0000H through 2FFFH for the μ PD17705, 17707, and 0000H through 3FFFH for the μ PD17708 and 17709.

For further information, also refer to 5.3 Address Register (AR).

*

2.4.2 Subroutine

(1) Direct subroutine call ("CALL addr")

The first address of a subroutine that can be called by the direct subroutine instruction is in page 0 of each segment (addresses 0000H through 07FFH).

(2) Indirect subroutine call (CALL @AR)

The first addresses of a subroutine that can be called by the indirect subroutine call instruction are all the addresses of the program memory, i.e., addresses 000H through 1FFFH for the μ PD17704, addresses 0000H through 2FFFH for the μ PD17705, 17707, and 0000H through 3FFFH for the μ PD17708 and 17709.

For further information, also refer to 5.3 Address Register (AR).


2.4.3 Table reference

The addresses that can be referenced by the table reference instruction ("MOVT DBF, @AR") are all the addresses of the program memory, i.e., addresses 0000H through 1FFFH for the μ PD17704, addresses 0000H through 2FFFH for the μ PD17705, 17707, and 0000H through 3FFFH for the μ PD17708 and 17709.

For further information, also refer to 5.3 Address Register (AR) and 9.2.2 Table reference instruction (MOVT, DBF, @AR).

2.4.4 System call

The first address of a subroutine that can be called by the system call instruction ("SYSCAL entry") is the first 16 steps of each block (block 0 to 7) in page 0 of segment 1 (system segment).



(16 bits × 8K steps)

Figure 2-4. Outline of System Call Instruction

Contents of Program Counter (PC) Program counter Instruction SGR b₁₂ BR addr Page 0 0 0 Page 1 0 1 tained Page 2 1 0 Operand of instruction (addr) Page 3 1 1 CALL addr 0 0 Operand of instruction (addr) tained SYSCAL entry 1 0 0 0 0 0 0 entryн entry∟ BR @AR CALL @AR Contents of address register MOVT DBF, @AR RET RETSK Contents of address stack register (ASR) (return address) specified by stack pointer (SP) RETI Other instructions Increment tained (including skip instruction) When interrupt is accepted 0 Vector address of each interrupt Power-ON reset, watchdog timer reset, 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RESET pin, CE reset

Figure 2-5. Value of Program Counter Upon Execution of Instruction

entry_L: high-order 3 bits of entry entry_L: low-order 4 bits of entry

Table 2-2. Interrupt Vector Address

Order	Internal/External	Interrupt Source	Vector Address
1	External	Falling edge of CE pin	00CH
2	External	INTO pin	00BH
3	External	INT1 pin	00AH
4	External	INT2 pin	009H
5	External	INT3 pin	008H
6	External	INT4 pin	007H
7	Internal	Timer 0	006H
8	Internal	Timer 1	005H
9	Internal	Timer 2	004H
10	Internal	Timer 3	003H
11	Internal	Serial interface 0	002H
12	Internal	Serial interface 1	001H

2.5 Cautions on Using Program Memory

2.5.1 Last address in each segment

The segment register is not connected to the binary counter.

Therefore, address 0000H of segment 0 is specified next to address 1FFFH, which is the last address of segment 0.

To specify between segments, a dedicated instruction such as an indirect branch, indirect subroutine call, or system call instruction is used.

3. ADDRESS STACK (ASK)

3.1 Outline of Address Stack

Figure 3-1 outlines the address stack.


The address stack consists of a stack pointer and address stack registers.

The address of an address stack register is specified by the stack pointer.

The address stack saves a return address when a subroutine call instruction is executed or when an interrupt is accepted.

The address stack is also used when the table reference instruction is executed.

Figure 3-1. Outline of Address Stack



3.2 Address Stack Register (ASR)

Figure 3-2 shows the configuration of the address stack register.

The address stack register consists of sixteen 16-bit registers ASR0 through ASR15. Actually, however, it consists of fifteen 16-bit registers (ASR0 through ASR14) because no register is allocated to ASR15.

The address stack saves a return address when a subroutine is called, when an interrupt is accepted, and when the table reference instruction is executed.




Figure 3-2. Configuration of Address Stack Register

3.3 Stack Pointer (SP)

3.3.1 Configuration and function of stack pointer

Figure 3-3 shows the configuration and functions of the stack pointer.

The stack pointer consists of a 4-bit binary counter.

It specifies the address of an address stack register.

A value can be directly read from or written to the stack pointer by using a register manipulation instruction.

Flag symbol Read/Write Name Address b₃ | b₂ | b₁ | b₀ 01H R/W Stack pointer (SP) ssss Р PPP 3 2 1 1 0 Specifies address of address stack register (ASR) 0 0 0 0 Address 0 (ASR0) 0 0 1 Address 1 (ASR1) 0 1 1 0 Address 2 (ASR2) 0 0 1 1 1 Address 3 (ASR3) 1 0 0 Address 4 (ASR4) 1 0 1 Address 5 (ASR5) 0 1 1 1 0 Address 6 (ASR6) 11 11 1 Address 7 (ASR7) 1 0 0 0 Address 8 (ASR8) 1 0 0 1 Address 9 (ASR9)

Address 10 (ASR10)

Address 11 (ASR11)

Address 12 (ASR12)

Address 13 (ASR13)

Address 14 (ASR14)

Setting prohibited

1 0 1 0

1 0 1 1

1 0 0

1 0 1

1 1 1 0

1 1 1 1

Figure 3-3. Configuration and Function of Stack Pointer

reset	Power-ON reset	1	1	1	1
	WDT&SP reset		1	1	1
Ai	CE reset	1	1	1	1
Clock stop		Retained			

Power-ON reset: Reset by RESET pin up on power application WDT&SP reset: Reset by watchdog timer and stack pointer

CE reset : CE reset

Clock stop : Upon execution of clock stop instruction

3.4 Operation of Address Stack

3.4.1 Subroutine call instruction ("CALL addr", "CALL @AR") and return instruction ("RET", "RETSK")

When a subroutine call instruction is executed, the value of the stack pointer is decremented by one, and the return address is stored to an address stack register specified by the stack pointer.

When the return instruction is executed, the contents of the address stack register (return address) specified by the stack pointer are restored to the program counter, and the value of the stack pointer is incremented by one.

3.4.2 Table reference instruction ("MOVT DBF, @AR")

When the table reference instruction is executed, the value of the stack pointer is incremented by one, and the return address is stored to an address stack register specified by the stack pointer.

Next, the contents of the program memory specified by the address register are read to the data buffer, the contents of the address stack register (return value) specified by the stack pointer are restored to the program counter, and the value of the stack pointer is incremented by one.

3.4.3 When interrupt is accepted and on execution of return instruction ("RETI")

When an interrupt is accepted, the value of the stack pointer is decremented by one, and the return address is stored to an address stack register specified by the stack pointer.

When the return instruction is executed, the contents of an address stack register (return value) specified by the stack pointer are restored to the program counter, and the value of the stack pointer is incremented by one.

3.4.4 Address stack manipulation instruction ("PUSH AR", "POP AR")

When the "PUSH" instruction is executed, the value of the stack pointer is decremented by one, and the contents of the address register are transferred to an address stack register specified by the stack pointer.

When the "POP" instruction is executed, the contents of an address stack register specified by the stack pointer are transferred to the address register, and the value of the stack pointer is incremented by one.

3.4.5 System call instruction ("SYSCAL entry") and return instruction ("RET", "RETSK")

When the "SYSCAL entry" instruction is executed, the value of the stack pointer is decremented by one, and the return address and the value of the segment register are stored to an address stack register specified by the stack pointer.

When the return instruction is executed, the contents of an address stack register (return value) specified by the stack pointer are restored to the program counter and segment register, and the value of the stack pointer is incremented by one.

3.5 Cautions on Using Address Stack

3.5.1 Nesting level and operation on overflow

The value of address stack register (ASR15) is "undefined" when the value of the stack pointer is 0FH. Accordingly, if a subroutine call or system call exceeding 15 levels, or an interrupt is used without manipulating the stack, execution returns to an "undefined" address.

3.5.2 Reset on detection of overflow or underflow of address stack

Whether the device is reset on detection of overflow or underflow of the address stack can be specified by program. At reset, the program is started from address 0, and some control registers are initialized.

This reset function is valid at power-ON reset or reset by the RESET pin. For details, refer to 21. RESET.

4. DATA MEMORY (RAM)

4.1 Outline of Data Memory


Figure 4-1 outlines the data memory.

As shown in the figure, system registers, a data buffer, port registers, and port input/output selection registers are located on the data memory.

The data memory stores data, transfers data with the peripheral hardware or ports, and controls the CPU.

Figure 4-1. Outline of Data Memory (1/3)


(a) μ PD17709



Note Port input/output selection registers are allocated to addresses 60H through 6FH of BANK 15.

Figure 4-1. Outline of Data Memory (2/3)

(b) μ PD17707, 17708




Note Port input/output selection registers are allocated to addresses 60H through 6FH of BANK 15.

- Cautions 1. The $\mu\text{PD17707}$ and 17708 do not have BANKs 10 through 14.
 - 2. Nothing is allocated to addresses 00H through 5FH of BANK15.

Figure 4-1. Outline of Data Memory (3/3)

(c) μ PD17704, 17705



Note Port input/output selection registers are allocated to addresses 60H through 6FH of BANK 15.

- Cautions 1. The μ PD17704 and 17705 do not have BANKs 6 through 14.
 - 2. Nothing is allocated to addresses 00H through 5FH of BANK15.

4.2 Configuration and Function of Data Memory

Figure 4-2 shows the configuration of the data memory.

As shown in this figure, the data memory is divided into several banks with each bank made up of a total of 128 nibbles with 7H row addresses and 0FH column addresses.

The data memory can be divided into five functional blocks. Each block is described in 4.2.1 through 4.2.5 below.

The contents of the data memory can be operated on, compared, judged, and transferred in 4-bit units with a single data memory manipulation instruction.

Table 4-1 lists the data memory manipulation instructions.

4.2.1 System registers (SYSREG)

The system registers are allocated to addresses 74H through 7FH.

Because the system registers are allocated to all banks, the same system registers exist at addresses 74H through 7FH of any bank.

For details, refer to 5. SYSTEM REGISTER (SYSREG).

4.2.2 Data buffer (DBF)

The data buffer is allocated to addresses 0CH through 0FH of BANK 0.

For details, refer to 9. DATA BUFFER (DBF).

4.2.3 Port registers

The port registers are allocated to addresses 70H through 73H of BANKs 0 through 3.

For details, refer to 11. GENERAL-PURPOSE PORTS.

4.2.4 Port input/output selection registers

Port input/output selection registers are allocated to addresses 60H through 6FH of BANK15.

For details, refer to 8.4 Port Input/Output Selection Register.

4.2.5 General-purpose data memory

The general-purpose data memory is allocated to the addresses of the data memory excluding those of the system registers, port registers, and port input/output selection registers.

(a) μ PD17709

The general-purpose data memory of the μ PD17709 consists of a total of 1776 nibbles of the 112 nibbles each of BANKs 0 through 15 (BANK15 only has 96 nibbles).

(b) μ PD17707, 17708


The general-purpose data memory of the μ PD17707 and 17708 consists of a total of 1120 nibbles of the 112 nibbles each of BANKs 0 through 9.

\star (c) μ PD17704, 17705

The general-purpose data memory of the μ PD17704 and 17705 consists of a total of 672 nibbles of the 112 nibbles each of BANKs 0 through 5.

Figure 4-2. Configuration of Data Memory (1/3)


(a) μ PD17709



Note An identical system register exists.

Figure 4-2. Configuration of Data Memory (2/3)

(b) μ PD17707, 17708




Note An identical system register exists.

Cautions 1. The μ PD17707 and 17708 do not have BANKs 10 through 14.

2. Nothing is allocated to addresses 00H through 5FH of BANK15.

Figure 4-2. Configuration of Data Memory (3/3)



Note An identical system register exists.

- Cautions 1. The μ PD17704 and 17705 do not have BANKs 6 through 14.
 - 2. Nothing is allocated to addresses 00H through 5FH of BANK15.

bο

Instruction operand

Function Instruction ADD Operation Add ADDC SUB Subtract SUBC Logic AND OR **XOR** SKE Compare SKGE SKLT SKNE Transfer MOV LD ST SKT Judge SKF

Table 4-1. Data Memory Manipulation Instructions

4.3 Data Memory Addressing

Data memory address

Figure 4-3 shows address specification of the data memory.

An address of the data memory is specified by a bank, row address, and column address.

A row address and a column address are directly specified by a data memory manipulation instruction. However, a bank is specified by the contents of a bank register.

For the details of the bank register, refer to 5. SYSTEM REGISTER (SYSREG).

Column address Bank Row address b_2 bı bı b_2 bı

Bank register

Figure 4-3. Address Specification of Data Memory

4.4 Cautions on Using Data Memory

4.4.1 At power-ON reset

The contents of the general-purpose data memory are "undefined" at power-ON reset. Initialize the data memory as necessary.

4.4.2 Cautions on data memory not provided

If a data memory manipulation instruction that reads the data memory is executed to a data memory address not provided, undefined data is read.

Nothing is changed even if data is written to such an address.

5. SYSTEM REGISTERS (SYSREG)

5.1 Outline of System Registers

Figure 5-1 shows the location of the system registers on the data memory and their outline.

As shown in the figure, the system registers are allocated to addresses 74H through 7FH of all the banks of the data memory. Therefore, identical system registers exist at addresses 74H through 7FH of any bank.

Because the system registers are located on the data memory, they can be manipulated by all data memory manipulation instructions.

Seven types of system registers are available depending on function.




Figure 5-1. Location and Outline of System Registers on Data Memory

Remark The μ PD17704 and 17705 do not have the BANKs 6 through 14.

Address	74H	75H	76H	77H	78H	79H	7AH	7BH	7CH	7DH	7EH	7FH
Name		Address	register		Window	Bank	In	ıdex regist	er	General r	egister	Program
		(A	R)		register	register		(IX)		pointer (F	RP)	status
					(WR)	(BANK)	Data mem	ory row				word
							address po	ointer (MP)				(PSWORD)
Function	Control	ls program	memory a	address	Transfers	Specifies	Modifies a	ddress of da	ta memory	Specifies		Controls
					data with	bank of				address o	of	operation
					register	data				general re	egister	
					file	memory						

5.2 System Register List

Figure 5-2 shows the configurations of the system registers.

Figure 5-2. Configuration of System Registers

Address	74H	1	75l	1	-	76H	ı	-	77H		7	78F	1		79	Н		7Aŀ	1		7BI	4		7Cŀ	1	7	'DH	ł		7EH	1	7	7FH	
Name														5	Sys	tem	reg	jiste	rs															
			Add	ess	reç	jiste	ər				Wi	ndo	w	В	anl	<			lı	nde	x re	gis	ter			Ge	ner	al r	egi	ster	Pı	rogra	am	
				(A	R)						reg	jiste	er	re	egis	ster					(IX)				poi	nte	r (B	lP)		st	atus	wo	rd
											(W	R)		(E	1A8	NK)	Da	ta m	ıem	ory	row										(P	sw	OR	D)
																	ad	dres	s po	ointe	er (N	ΛP)												
Symbol	AR3	3	AR	2	,	AR1		1	AR0		١	٧F	}		BAI	ΝK		IXF	ł		ΙΧΝ	1		IXL	-	F	RPF	+		RPL	-	P	sw	ı
																		MPI	4		MP	L												
Bit	b3 b2 b1	bo l	b3 b2 b	1 b 0	bзb	02 b1	b₀	bзb	02 b 1	bо	bзb	2 b	1 b 0	bз	b ₂ l	b ₁ b ₀	Ьз	b2 b	1 bo	Ьз	b2 b	ıı bo	b з	b2 b	1 b 0	bзb	2 b	b _o	bзt)2 b1	1 b 0	bзb	2 b 1	Ьo
Data												-					М					ίx)								В	C	z	1
	-			+		+	-		-	-	-	-	-	-		-	P	0							-	-	- (RP)	÷	-c	М	7	×
							1					-	į				E	-	\dotplus	(1)	/IP)	-	-				! !			i	D	P		Ε

5.3 Address Register (AR)

5.3.1 Configuration of address register

Figure 5-3 shows the configuration of the address register.

As shown in the figure, the address register consists of 16 bits of system register addresses 74H through 77H (AR3 through AR0).

Figure 5-3. Configuration of Address Register

	Address		74	ŀΗ			75	5H			7	6H			7	7H	
	Name							Addre	ess re	gister	(AR)					
	Symbol		AF	33			Al	R2			Α	R1			Α	R0	
	Bit	bз	b 2	b ₁	bо	bз	b 2	b ₁	b₀	bз	b 2	b₁	b₀	bз	b 2	b₁	bo
	Data	∩ M					 	 									^ L
		s					! ! !						! ! !				s
		B >															B
Ţ	Power-ON reset		()			()			()			()	
At reset	WDT&SP reset		()			(כ			(כ			(כ	
₹	CE reset		()			()			()			()	
	Clock stop		Reta	ined			Reta	ined			Reta	ined			Reta	ined	

Power-ON reset: Reset by RESET pin on power application WDT&SP reset: Reset by watchdog timer and stack pointer

CE reset : CE reset

Clock stop : On execution of clock stop instruction

5.3.2 Function of address register

The address register specifies a program memory address when the table reference instruction ("MOVT DBF, @AR"), stack manipulation instruction ("PUSH AR", "POP AR"), indirect branch instruction ("BR @AR"), or indirect subroutine call instruction ("CALL @AR") is executed.

A dedicated instruction ("INC AR") is available that can increment the contents of the address instruction by one.

The following paragraphs (1) through (5) describe the operation of the address register when the respective instructions are executed.

(1) Table reference instruction ("MOVT DBF, @AR")

When the table reference instruction is executed, the constant data (16 bits) of a program memory address specified by the contents of the address register are read to the data buffer.

The constant data that can be specified by the address register is stored to address 0000H to 1FFFH in the case of μ PD17704, address 0000H to 2FFFH in the case of the μ PD17705 and 17707, and address 0000H to 3FFFH in the case of the μ PD17708 and 17709.

(2) Stack manipulation instruction ("PUSH AR", "POP AR")

When the "PUSH AR" instruction is executed, the value of the stack pointer is decremented by one, and the contents of the address register (AR) are transferred to an address stack register specified by the stack pointer whose value has been decremented by one.

When the "POP AR" instruction is executed, the contents of an address stack register specified by the stack pointer are transferred to the address register, and the value of the stack pointer is incremented by one.

(3) Indirect branch instruction ("BR @AR")

When this instruction is executed, the program branches to a program memory address specified by the contents of the address register.

The branch address that can be specified by the address register is 0000H to 1FFFH in the case of μ PD17704, 0000H to 2FFFH in the case of the μ PD17705 and 17707, and 0000H to 3FFFH in the case of the μ PD17705 and 17708 and 17709.

(4) Indirect subroutine call instruction ("CALL @AR")

The subroutine at a program memory address specified by the contents of the address register can be called.

The first address of the subroutine that can be specified by the address register is 0000H to 1FFFH in the case of the μ PD17704, 0000H to 2FFFH in the case of the μ PD17705 and 17707, and 0000H to 3FFFH in the case of the μ PD17708 and 17709.

(5) Address register increment instruction ("INC AR")

This instruction increments the contents of the address register by one.

5.3.3 Address register and data buffer

The address register can transfer data as part of the peripheral hardware via the data buffer.

For details, refer to 9. DATA BUFFER (DBF).

5.3.4 Cautions on Using Address Register

Because the address register is configured in 16 bits, it can specify an address up to FFFFH.

 \star However, the program memory exists at addresses 0000H to 1FFFH in the case of μPD17704, 0000H to 2FFFH in the case of the μPD17705 and 17707 and 0000H to 3FFFH in the case of the μPD17708 and 17709.

Therefore, the maximum value that can be set to the address register of the μ PD17704 is address 1FFFH. In the case of the μ PD17705 and 17707, it is address 2FFFH. In the case of the μ PD17708 and 17709, it is address 3FFFH.

5.4 Window Register (WR)

5.4.1 Configuration of window register

Figure 5-4 shows the configuration of the window register.

As shown in the figure, the window register consists of 4 bits of system register address 78H (WR).

Address 78H Name Window register (WR) WR Symbol Bit Ьз b_2 bı bо Data L Μ s s В В Power-ON reset Undefined rese WDT&SP reset Retained ₹ CE reset Clock stop

Figure 5-4. Configuration of Window Register

5.4.2 Function of window register

The window register is used to transfer data with the register file (RF) to be described later.

Data transfer between the window register and register file is manipulated by using dedicated instructions "PEEK WR, rf" and "POKE, rf WR" (rf: address of register file).

The following paragraphs (1) and (2) describe the operation of the window register when these instructions are executed.

For further information, also refer to 8. REGISTER FILE (RF).

(1) "PEEK WR, rf" instruction

When this instruction is executed, the contents of the register file addressed by "rf" are transferred to the window register.

(2) "POKE rf, WR" instruction

When this instruction is executed, the contents of the window register are transferred to the register file addressed by "rf".

5.5 Bank Register (BANK)

5.5.1 Configuration of bank register

Figure 5-5 shows the configuration of the bank register.

As shown in the figure, the bank register consists of 4 bits of system register address 79H (BANK).

Address 79H Name Bank register (BANK) Symbol **BANK** bз b_2 bı b٥ Bit Data М L s s В В Power-ON reset 0 WDT&SP reset 0 0 CE reset Clock stop Retained

Figure 5-5. Configuration of Bank Register

5.5.2 Function of bank register

The bank register specifies a bank of the data memory.

Table 5-1 shows the relationships between the value of the bank register and a bank of the data memory that is specified.

Because the bank register is one of the system registers, its contents can be rewritten regardless of the bank currently specified.

When manipulating a bank register, therefore, the status of the bank at that time is irrelevant.

В	ank F	Regis	ter	Bank of Data
	(BA	NK)		Memory
bз	b2	b ₁	b₀	
0	0	0	0	BANK0
0	0	0	1	BANK1
0	0	1	0	BANK2
0	0	1	1	BANK3
0	1	0	0	BANK4
0	1	0	1	BANK5
0	1	1	0	BANK6 ^{Note}
0	1	1	1	BANK7 ^{Note}

Table 5-1. Data Memory Bank Specification

В	ank F	Regis	ter	Bank of Data
	(BA	NK)		Memory
b₃	b ₂	bı	b₀	
1	0	0	0	BANK8 ^{Note}
1	0	0	1	BANK9 ^{Note}
1	0	1	0	BANK10 ^{Note}
1	0	1	1	BANK11 ^{Note}
1	1	0	0	BANK12Note
1	1	0	1	BANK13 ^{Note}
1	1	1	0	BANK14 ^{Note}
1	1	1	1	BANK15

Note Do not set BANKs 6 through 14 in the μ PD17704 and 17705, and BANKs 10 through 14 in the μ PD17707 and 17708 because these banks are not provided.

Caution The area to which the data memory is allocated differs depending on the model. For details, refer to Figure 4-2 Configuration of Data Memory.

5.6 Index Register (IX) and Data Memory Row Address Pointer (MP: memory pointer)

5.6.1 Configuration of index register and data memory row address pointer

Figure 5-6 shows the configuration of the index register and data memory row address pointer.

As shown in the figure, the index register consists of an index register (IX) made up of 11 bits (the low-order 3 bits (IXH) of system register address 7AH, and 7BH and 7CH (IXM, IXL)) and an index enable flag (IXE) at the lowest bit position of 7FH (PSW).

The data memory row address pointer (memory pointer) consists of a data memory row address pointer (MP) that is made up of 7 bits of the low-order 3 bits of 7AH (MPH) and 7BH (MPL), and a data memory row address pointer enable flag (memory pointer enable flag: MPE) at the lowest bit position of 7AH (MPH).

In other words, the high-order 7 bits of the index register are shared with the data memory row address pointer

Figure 5-6. Configuration of Index Register and Data Memory Row Address Pointer

	Address		7	AΗ			71	вн			70	СН			71	ΞH			7F	-H	
	Name					Ind	ex re	gister	(IX)								Pr	ograr	n stat	us wo	ord
				Mem	ory po	ointer	(MP)										(P	swo	RD)		
	Symbol		۱>	ΚH			۱>	ΚM			D	K L					•		PS	SW	
			M	PH			M	PL													
	Bit	bз	b ₂	b ₁	b₀	bз	b 2	b ₁	bo	bз	b 2	b ₁	bo	bз	b ₂	b ₁	bo	bз	b ₂	b ₁	bo
	Data	м	\widehat{M}										î								-
		P	s										s								x
													į				 				
		E	B				1.	×					B								E
			→ M					 	Î				-				 				
			s						S												
			B ~		М	Р			B ~				! !				 				
Ţ	Power-ON reset		(0			ı	0			1	0					•				0
At reset	WDT&SP reset		(0				0			1	0									0
Ŧ	CE reset		(0			ı	0				0									0
	Clock stop		Reta	ained			Reta	ained			Reta	ained									R

R: retained

5.6.2 Functions of index register and data memory row address pointer

The index register and data memory row address pointer modify the addresses of the data memory.

The following paragraphs (1) and (2) describe their functions.

A dedicated instruction ("INC IX") that increments the value of the index register by one is available.

For the details of address modification, refer to 7. ALU (Arithmetic Logic Unit) BLOCK.

(1) Index register (IX)

When a data memory manipulation instruction is executed, the data memory address is modified by the contents of the index register.

This modification, however, is valid only when the IXE flag is set to 1.

To modify the address, the bank, row address, and column address of the data memory are ORed with the contents of the index register, and the instruction is executed to a data memory address (called real address) specified by the result of this OR operation.

All data memory manipulation instructions are subject to address modification by the index register.

The following instructions, however, are not subject to address modification by the index register.

INC	AR	RORC	r
INX	IX	CALL	addr
MOVT	DBF, @AR	CALL	@AR
PUSH	AR	RET	
POP	AR	RETSK	
PEEK	WR,rf	RETI	
POKE	rf,WR	EI	
GET	DBF,p	DI	
PUT	p, DBF	STOP s	
BR	addr	HALT h	
BR	@AR	NOP	

(2) Data memory row address pointer (MP)

When the general register indirect transfer instruction ("MOV @r,m" or "MOV m,@r") is executed, the indirect transfer destination address is modified.

This modification, however, is valid only when the MPE flag is set to 1.

To modify the address, the bank and row address at the indirect transfer destination are replaced by the contents of the data memory row address pointer.

Instructions other than the general register indirect transfer instruction are not subject to address modification.

(3) Index register increment instruction ("INC IX")

This instruction increments the contents of the index register by one.

Because the index register is configured of 10 bits, its contents are incremented to "000H" if the "INC IX" instruction is executed when the contents of the index register are "3FFH".

5.7 General Register Pointer (RP)

5.7.1 Configuration of General Register Pointer

Figure 5-7 shows the configuration of the general register pointer.

As shown in the figure, the general register pointer consists of 7 bits including 4 bits of system register address 7DH (RPH) and the high-order 3 bits of address 7EH (RPL).

Figure 5-7. Configuration of General Register Pointer

	Address		7[ЭН			78	ΞH	
	Name	Ger	eral ı	egist	er poi	nter			
		(RP)						
	Symbol		RI	PH			R	PL	
	Bit	bз	b ₂	b ₁	b₀	bз	b ₂	b ₁	b₀
	Data	\widehat{M}						Ê	∩ B
		s						s	С
		B						B <i></i> ∼	D ~
Ţ	Power-ON reset		(0			(0	
At reset	WDT&SP reset		1	0			(0	
₹	CE reset		-	0			(0	
	Clock stop		Reta	ained			Reta	ained	

5.7.2 Function of general register pointer

The general register pointer specifies a general register on the data memory.

Figure 5-8 shows the addresses of the general registers specified by the general register pointer.

As shown in the figure, a bank is specified by the high-order 4 bits (RPH: address 7DH) of the general register pointer, and a row address is specified by the low-order 3 bits (RPL: address 7EH).

Because the valid number of bits of the general register pointer is 7, all the row addresses (0H through 7FH) of all the banks can be specified as general registers.

For the details of the operation of the general register, refer to 6. GENERAL REGISTER (GR).

General register pointer (RP) **RPH** b₁ b_2 bı bo b2 (BCD) M L S B SB Specifies row address of each bank Specifies bank Bank Row address 0 0 οн 0 0 0 0 0 0 0 0 1H 0 1 } 0 **BANKO** 2H 0 0 0 0 0 : 1 зн O n O 0 O 1 : 1 0 4H BANK15 5H 1 яH 1 1 0 1 7H

Figure 5-8. Address of General Register Specified by General Register Pointer

Remark The μ PD17704 and 17705 do not have BANKs 6 through 14. The μ PD17707 and 17708 do not have BANKs 10 through 14.

Caution The area to which the data memory is allocated differs depending on the model. For details, refer to Figure 4-2 Configuration of Data Memory.

5.7.3 Cautions on using general register pointer

The lowest bit of address 7EH (RPL) of the general register pointer is allocated as the BCD flag of the program status word.

When rewriting RPL, therefore, pay attention to the value of the BCD flag.

5.8 Program Status Word (PSWORD)

5.8.1 Configuration of program status word

Figure 5-9 shows the configuration of the program status word.

₹

CE reset Clock stop

As shown in the figure, th program status word consists of a total of 5 bits including the lowest bit of system register address 7EH (RPL) and 4 bits of address 7FH (PSW).

Each bit of the program status word has its own function. The 5 bits of the program status word are BCD flag (BCD), compare flag (CMP), carry flag (CY), zero flag (Z), and index enable flag (IXE).

7FH 7EH Address Program status word Name (PSWORD) Symbol **RPL PSW** Bit bз Ьз b_2 bо Data В С С Z 1 С М Υ Х D Ε 0 0 Power-ON reset 0 WDT&SP reset 0

0

Retained

0

Retained

Figure 5-9. Configuration of Program Status Word


5.8.2 Function of program status word

The program status word is a register that sets the conditions under which the ALU (Arithmetic Logic Unit) executes an operation or data transfer, or indicates the result of an operation.

Table 5-2 outlines the function of each flag of the program status word.

For details, refer to 7. ALU (Arithmetic Logic Unit) BLOCK.

Table 5-2. Outline of Function of Each Flag of Program Status Word



5.8.3 Cautions on using program status word

When an arithmetic operation (addition or subtraction) is executed to the program status word, the "result" of the arithmetic operation is stored.

For example, even if an operation that generates a carry is executed, if the result of the operation is 0000B, 0000B is stored to the PSW.

6. GENERAL REGISTER (GR)

6.1 Outline of General Register

Figure 6-1 outlines the general register.

As shown in the figure, the general register is specified in the data memory by the general register pointer.

The bank and row address of the general register are specified by the general register pointer.

The general register is used to transfer or operate data between data memory addresses.

General register pointer

General register pointer

General register

BANK0

BANK1

BANK2

BANK14

BANK15

System register

Figure 6-1. Outline of General Register

Remark The μ PD17704 and 17705 do not have BANKs 6 through 14. The μ PD17707 and 17708 do not have BANKs 10 through 14.

6.2 General Register

The general register consists of 16 nibbles (16×4 bis) of the same row address on the data memory.

For the range of the banks and row addresses that can be specified by the general register pointer as a general register, refer to 5.7 General Register Pointer (RP).

The 16 nibbles of the same row address specified as a general register operate or transfer data with the data memory by a single instruction.

In other words, operation or data transfer between data memory addresses can be executed by a single instruction.

The general register can be controlled by the data memory manipulation instruction, like the other data memory areas.

6.3 Generating Address of General Register by Each Instruction

The following sections 6.3.1 and 6.3.2 explain how the address of the general register is generated when each instruction is executed.

For the details of the operation of each instruction, refer to 7. ALU (Arithmetic Logic Unit) BLOCK.

```
6.3.1 Add ("ADD r, m", "ADDC r, m"),
subtract ("SUB r, m", "SUBC r, m"),
logical operation ("AND r, m", "OR r, m", "XOR r, m"),
direct transfer ("LD r, m", "ST m, r"), and
rotation ("RORC r") instructions
```

Table 6-1 shows the address of the general register specified by operand "r" of an instruction. Operand "r" of an instruction specifies only a column address.

Bank Row address Column address bз bз bо b₂ b₁ b₁ bο b_2 b₁ bο b2 General register address Contents of general register pointer

Table 6-1. Generating Address of General Register

6.3.2 Indirect transfer ("MOV @r, m", "MOV m, @r") instruction

Table 6-2 shows a general register address specified by instruction operand "r" and an indirect transfer address specified by "@r".

Bank Row address Column address

b_3 | b_2 | b_1 | b_0 | b_2 | b_1 | b_0 | b_3 | b_2 | b_1 | b_0

General register address

Contents of general register pointer r

Indirect transfer address

Same as data memory Contents of "r"

Table 6-2. Generating Address of General Register

6.4 Cautions on Using General Register

6.4.1 Row address of general register

Because the row address of the general register is specified by the general register pointer, the currently specified bank may differ from the bank of the general register.

6.4.2 Operation between general register and immediate data

No instruction is available that executes an operation between the general register and immediate data.

To execute an operation between the general register and immediate data, the general register must be treated as a data memory area.

7. ALU (Arithmetic Logic Unit) BLOCK

7.1 Outline of ALU Block

Figure 7-1 outlines the ALU block.

As shown in the figure, the ALU block consists of an ALU, temporary registers A and B, program status word, decimal adjustment circuit, and memory address control circuit.

The ALU operates on, judges, compares, rotates, and transfers 4-bit data in the data memory.




Figure 7-1. Outline of ALU Block

7.2 Configuration and Function of Each Block

7.2.1 ALU

The ALU performs arithmetic operation, logical operation, bit judgment, comparison, rotation, and transfer of 4-bit data according to instructions specified by the program.

7.2.2 Temporay registers A and B

Temporary registers A and B temporarily store 4-bit data.

These registers are automatically used when an instruction is executed, and cannot be controlled by program.

7.2.3 Program status word

The program status word controls the operation of and stores the status of the ALU.

For further information on the program status word, also refer to 5.8 Program Status Word (PSWORD).

7.2.4 Decimal adjustment circuit

The decimal adjustment circuit converts the result of an arithmetic operation into a decimal number if the BCD flag of the program status word is set to "1" during arthmetic operations.

7.2.5 Address control circuit

The address control circuit specifies an address of the data memory.

At this time, address modification by the index register and data memory row address pointer is also controlled.

7.3 ALU Processing Instruction List

Table 7-1 lists the ALU operations when each instruction is executed.

Table 7-2 shows how data memory addresses are modified by the index register and data memory row address pointer.

Table 7-3 shows decimal adjustment data when a decimal operation is performed.

Table 7-1. List of ALU Processing Instruction Operations

ALU	Instru	uction	[Difference	in Operation Depen	ding on Program S	Status Word (PSWORD)	Address M	lodification
Function			Value of BCD flag	Value of CMP flag	Operation	Operation of CY flag	Operation of Z flag	Index	Memory pointer
Add	ADD	r, m	0	0	Stores result of	Set if carry or	Set if result of operation	Modifies	Does not
		m, #n4		!	binary operation	borrow occurs;	is 0000B; otherwise, reset		modify
	ADDC	r, m	0	1	Does not store result	otherwise, reset	Retains status if result of operation		
		m, #n4		! !	of binary operation		is 0000B; otherwise, reset		
Subtract	SUB	r, m	1	0	Stores result of		Set if result of operation		
		m, #n4		! !	decimal operation		is 0000B; otherwise, reset		
	SUBC	r, m	1	1 1	Does not store result		Retains status if result of operation]	
		m, #n4]	! !	of decimal operation		is 0000B; otherwise, reset		
Logical	OR	r, m	Don't care	Don't care	Not affected	Retains previous	Retains previous status	Modifies	Does not
operation		m, #n4	(retained)	!(retained)		status			modify
	AND	r, m		:					
		m, #n4]	:					
	XOR	r, m		:					
		m, #n4		:					
Judge	SKT	m, #n	Don't care	Don't care	Not affected	Retains previous	Retains previous status	Modifies	Does not
	SKF	m, #n	(retained)	reset)		status			modify
Compare	SKE	m, #n4	Don't care	Don't care	Not affected	Retains previous	Retains previous status	Modifies	Does not
	SKNE	m, #n4	(retained)	(retained)		status			modify
	SKGE	m, #n4	1	!					
	SKLT	m, #n4		!					
Transfer	LD	r, m	Don't care	Don't care	Not affected	Retains previous	Retains previous status	Modifies	Does not
	ST	m, r	(retained)	(retained)		status			modify
	моч	m, #n4	1	!					
		@r, m	1	!					Modifies
		m, @r	1	!					
Rotate	RORC	r	Don't care	Don't care	Not affected	Value of b₀ of	Retains previous status	Does not	Does not
			(retained)	(retained)		general register		modify	modify

Table 7-2. Modification of Data Memory Address and Indirect Transfer Address by Index Register and Data Memory Row Address Pointer

IXE	MPE	Ge	ener	al R	egis	ter	Add	ress	s Sp	ecifi	ed	by	"r"	D	ata	a N	/lem	nory	Ac	ddre	s S	ре	cified	oy "r	n"	Inc	dire	ct Tı	ansf	er	Addre	ss S	peo	cified	by "(@r"
			Ва	ank			Ro	w		Сс	lu	mn			Е	3ar	ık			Ro	N		Col	umr	1		В	ank			Rov	٧		Со	lumi	٦
						a	ddr	ess		ad	dre	əss							а	ıddr	ess		add	ress	6					l	addre	ess		ado	lres	s
		Ьз	b ₂	b₁	bo	ba	₂ b	b	b	з Ь	2	b₁	bо	Ьз	b) 2	b₁	bo	ba	2 b 1	bo	Ł	оз b ₂	b₁	bo	bз	ba	2 b1	bo	,	b ₂ b ₁	bo	b	3 b 2	b ₁	bo
0	0																		-																	
					RP						r				В	A۱	ΙK	_					m		_		В	ANK	<u>.</u>	-	m⊧	_			(r)	
														_					_			į				_					_					
0	1								-													-								1						
							dit	to											! !	ditt	0	-				_			MF	ا إد			-		(r)	_
									-																					1						
1	0													_	В	A۱	ΙK	_	-			'n	n		_		В	ANK	<u> </u>	-	m⊧		-			
							dit	to	-									Log	jica	al IX		Ö	R					18	Lo:		cal		ÖF		(r)	
									-					-								-			-	-		12	νП, I	1	.IVI	-	-		(r)	-
1	1																													1						
							dit	to												ditt	0	į				_			MF	9			-		(r)	
						:													! !			1								1						

BANK : bank register
IX : index register
IXE : index enable flag

IXH : bits 10 through 8 of index register
IXM : bits 7 through 4 of index register
IXL : bits 3 through 0 of index register

m : data memory address indicated by mR, mc
 mR : data memory row address (high-order)
 mc : data memory column address (low-order)

MP : data memory row address pointer

MPE : memory pointer enable flag
r : general register column address

RP: general register pointer
(X): contents addressed by X

X: direct address such as "m" and "r"

Table 7-3. Decimal Adjustment Data

Operation	Hexa	decimal Addition	De	cimal Addition
Result	CY	Operation result	CY	Operation result
0	0	0000B	0	0000B
1	0	0001B	0	0001B
2	0	0010B	0	0010B
3	0	0011B	0	0011B
4	0	0100B	0	0100B
5	0	0101B	0	0101B
6	0	0110B	0	0110B
7	0	0111B	0	0111B
8	0	1000B	0	1000B
9	0	1001B	0	1001B
10	0	1010B	1	0000B
11	0	1011B	1	0001B
12	0	1100B	1	0010B
13	0	1101B	1	0011B
14	0	1110B	1	0100B
15	0	1111B	1	0101B
16	1	0000B	1	0110B
17	1	0001B	1	0111B
18	1	0010B	1	1000B
19	1	0011B	1	1001B
20	1	0100B	1	1110B
21	1	0101B	1	1111B
22	1	0110B	1	1100B
23	1	0111B	1	1101B
24	1	1000B	1	1110B
25	1	1001B	1	1111B
26	1	1010B	1	1100B
27	1	1011B	1	1101B
28	1	1100B	1	1010B
29	1	1101B	1	1011B
30	1	1110B	1	1100B
31	1	1111B	1	1101B

Operation	Hexa	decimal Addition	De	cimal Addition
Result	CY	Operation result	CY	Operation result
0	0	0000B	0	0000B
1	0	0001B	0	0001B
2	0	0010B	0	0010B
3	0	0011B	0	0011B
4	0	0100B	0	0100B
5	0	0101B	0	0101B
6	0	0110B	0	0110B
7	0	0111B	0	0111B
8	0	1000B	0	1000B
9	0	1001B	0	1001B
10	0	1010B	1	1100B
11	0	1011B	1	1101B
12	0	1100B	1	1110B
13	0	1101B	1	1111B
14	0	1110B	1	1100B
15	0	1111B	1	1101B
-16	1	0000B	1	1110B
-15	1	0001B	1	1111B
-14	1	0010B	1	1100B
-13	1	0011B	1	1101B
-12	1	0100B	1	1110B
-11	1	0101B	1	1111B
-10	1	0110B	1	0000B
-9	1	0111B	1	0001B
-8	1	1000B	1	0010B
-7	1	1001B	1	0011B
-6	1	1010B	1	0100B
- 5	1	1011B	1	0101B
-4	1	1100B	1	0110B
-3	1	1101B	1	0111B
-2	1	1110B	1	1000B
– 1	1	1111B	1	1001B

Remark Decimal adjustment is not correctly carried out in the shaded area in the above table.

7.4 Cautions on Using ALU

7.4.1 Cautions on execution operation to program status word

If an arithmetic operation is executed to the program status word, the result of the operation is stored to the program status word.

The CY and Z flags in the program status word are usually set or reset by the result of the arithmetic operation. If an arithmetic operation is executed to the program status word itself, the result of the operation is stored to the program status word, and consequently, it cannot be judged whether a carry or borrow occurs or whether the result of the operation is zero.

If the CMP flag is set, however, the result of the operation is not stored to the program status word. Therefore, the CY and Z flags are set or reset normally.

7.4.2 Cautions on executing decimal operation

The decimal operation can be executed only when the result of the operation falls within the following ranges:

(1) Result of addition : 0 to 19 in decimal

(2) Result of subtraction: 0 to 9 or -10 to -1 in decimal

If a decimal operation is executed exceeding or falling below the above ranges, the result is a value greater than 1010B (0AH).

8. REGISTER FILE (RF)

8.1 Outline of Register File

Figure 8-1 outlines the register file.

As shown in the figure, the rgister file consists of the control registers existing on a space different from the data memory, and a portion overlapping the data memory.

The control registers set conditions of the peripheral hardware units.

The data on the register file can be read or written via window register.

Register file 0 Peripheral hardware Control register (on separate space from data memory) 1 2 Row address 3 4 (Same space as data memory) Data manipulation via window register 5 6 7 System register Window register

Figure 8-1. Outline of Register File

8.2 Configuration and Function of Register File

Figure 8-2 shows the configuration of the register file and the relationships between the register file and data memory.

The register file is assigned addresses in 4-bit units, like the data memory, and consists of a total of 128 nibbles with row addresses 0H through 7FH and column addresses 0H through 0FH.

Addresses 00H through 3FH are control registers that sets the conditions of the peripheral hardware units. Addresses 40H through 7FH overlap the data memory.

In other words, addresses 40H through 7FH of the register file are addresses 40H through 7FH of the currently-selected bank of data memory.

Because addresses 40H through 7FH of the register file overlap the same addresses of the data memory, these addresses of the register file can be manipulated in the same manner as the data memory, except that the addresses of the register file can also be manipulated by using register file manipulation instructions ("PEEK WR, rf" and "POKE rf, WR"). Note, however, that addresses 60H through 6FH of BANK15 are assigned port input/output selection registers (for details refer to **8.4 Port Input/Output Selection Registers**).




Figure 8-2. Configuration of Register File and Relationship with Data Memory

Remark The μ PD17704 and 17705 do not have BANKs 6 through 14. The μ PD17707 and 17708 do not have BANKs 10 through 14.

8.2.1 Register file manipulation instructions ("PEEK WR, rf", "POKE rf, WR")

Data is read from or written to the register file via the window register of the system registers, by using the following instructions.

(1) "PEEK WR, rf"

Reads data of the register file addressed by "rf" to the window register.

(2) "POKE rf, WR"

Writes the data of the window register to the register file addressed by "rf".

8.3 Control Registers

Figure 8-3 shows the configuration of the control registers.

As shown in the figure, the control registers consist of a total of 64 nibbles (64×4 bits) of addresses 00H through 3FH of the register file.

Of these 64 nibbles, however, only 53 nibbles are actually used. The remaining 11 nibbles are unused registers and prohibited from being written or read.

Each control register has an attribute of 1 nibble that identifies four types of registers: read/write (R/W), read-only (R), write-only (W), and read-and-reset (R&Reset) registers.

Nothing is changed even if data is written to a read-only (R and R&Reset) register.

An "undefined" value is read if a write-only (W) register is read.

Among the 4-bit data in 1 nibble, the bit fixed to "0" is always "0" when it is read, and is also "0" when it is written.

The 11 nibbles of unused registers are undefined when their contents are read, and nothing changes even when they are written.

Table 8-1 lists the peripheral hardware control functions of the control registers.

[MEMO]

Figure 8-3. Configuration of Control Registers (1/2)

Column	n Address										
Row Addres	s Item	0	1	2	3	4	5	6	7		
0	Name		Stack	Watchdog	Watchdog	Data buffer	Stack overflow/	CE reset	MOVT bit		
(8)Note			pointer	timer clock	timer counter	stack pointer	underflow reset	timer carry	selection		
		selection		selection	reset		selection	counter			
	Symbol		(SP 0) (SP 2)	0 0 W W D T C K K 1 0	W 0 0 0 0 D T R E S	(DBH 0P 0) 0	A	CECZT 1	0 0 M M O V T S E L L 1		
	Read/		R/W	R/W	W & Reset	R	R/W	R/W	R/W		
	Write										
1	Name	PLL mode	PLL reference	PLL unlock	BEEP/general	BEEP clock		Watchdog	Basic timer		
(9) ^{Note}		selection frequency selection		FF	-purpose port pin function selection	selection		timer/stack pointer reset status detection	0 carry		
	Symbol	P11200	P P P P L L L R R F F C C K K K K X 3 2 1 0	0 0 0 P	0 0 BHHEP 0 0 SHL	BUMP O O C K O		WDFCY 0	BTMOCY		
	Read/	R/W	R/W	R&Reset	R/W	R/W		R&Reset	R&Reset		
	Write										
2	Name	FCG	IF counter	IF counter	IF counter	A/D converter	A/D converter	PWM clock	PWM/general-		
(A) ^{Note}		channel	gate status	mode	control	channel	mode	selection	purpose port pin function		
		selection	detection	selection		selection	selection		selection		
	Symbol	FCGCHO FCGCH1	0 0		O O I F C R E S T R T	ADCCH ADCCH ADCCH 2	ADCOMP ADCOMP ADCMD	0 PWMCK	0 P W M M 0 S E L L		
	Read/	R/W	R	R/W	w	R/W	R/W R	R/W	R/W		
	Write										
3	Name					Serial	Serial	Timer 3	Timer 2		
(B)Note						interface 1 interrupt	interface 0 interrupt	interrupt	interrupt		
					request		request	request	request		
	Symbol					0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	-RQ#-00	0 0 RQT M3	0 0 0 R Q T M 2		
	Read/					R/W	R/W	R/W	R/W		
Write				ı	1		1	1	1		

Note () indicates an address that is used when the assembler is used.

Figure 8-3. Configuration of Control Register (2/2)

_			_	С	_	_	_	
8			A B		D	E	F	
System register		Serial I/O0	Serial I/O0	Serial I/O0	Serial I/O0	Serial I/O0	Serial I/O0	
interrupt stack		wait status	clock	interrupt mode	status	wait control	mode	
pointer		judgment	selection	selection	detection	_ 1 _ 1 _ 1 _	selection	
(SYSESPO) (SYSESPO) (SYSESPO)		0 0 0 0 0	0 BMD K1	0	9-009F8	S-00 WR Q0 S-00 WR Q0 SBACK	\$ -000 H	
R		R	R/W	R/W	R	R/W	R/W	
Basic timer 0					Serial I/O1	Interrupt	Interrupt	
clock					mode	edge	edge	
selection					selection	selection 1	selection 2	
0 0 B B T M M 0 0 C K K 1 0					S S S O O O O O O O O O O O O O O O O O	1 N T 3 SE L	0	
R/W					R/W	R/W	R/W	
Timer 3	Timer 2	ner 2 Timer 1		Timer 0	Interrupt	Interrupt	Interrupt	
control	counter clock	counter clock	counter clock	mode	enable 1	enable 2	enable 3	
	selection	selection selection		selection				
0 T M M 3 3 3 8 E N E L	T T T T M M M M 2 2 C C K S 1 0	- M 1 0 K 0	T M M M 0 0 C K 0 E R S 1 0	T M O M O M O O O O O C E G	P P P P T T T M M M O O 3 2		1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Timer 1	Timer 0	INT4 pin	INT3 pin	INT2 pin	INT1 pin	INT0 pin	CE pin	
interrupt	interrupt	interrupt	interrupt	interrupt	interrupt	interrupt	interrupt	
request request		request	request request		request	request	request	
0 0 0 I R Q T M	0 0 0 RQT M0	0 0 R Q 4	0 0 R R Q 3	I 0 0 I R Q 2	0 0 RQ1	0 0 RQ0	OE CE	
R/W R/W		R/W	R/W	R/W	R/W	R/W	R R W	

Table 8-1. Peripheral Hardware Control Functions of Control Registers (1/8)

Peripheral	Co	ntrol Re	gister		Peripheral Hardwar		Clock				
Hardware	Name	Address	Write t	b ₃ b ₂ b ₁ Symbol b ₀	Function	Set value		Power- ON reset	WDT & SP reset	CE reset	Stop
Stack	Stack pointer	01H	R/W	(SP3) (SP2) (SP1) (SP0)				F	F	F	Retaine
	Interrupt stack pointer of system register	08H	R	0 (SYSRSP2) (SYSRSP1) (SYSRSP0)				5	5	5	Retaine
	Data buffer stack pointer	04H	R	0 0 (DBFSP1) (DBFSP0)	Fixed to "0" Detects nesting level of data buffer stack		1 1 Level 2 Level 3	0	0	0	Retaine
	Stack overflow/ underflow reset selection	05H	R/W	0 ISPRES ASPRES	Fixed to "0" Selects interrupt stack overflow/underflow reset (can be set only once following power application) Selects address stack overflow/underflow reset (can be set only once following power application)	Reset prohibited	Reset valid	3	Retained	Retained	Retaine
Watchdog	clock selection Watchdog timer	02H 03H	R/W W & Reset	0 0 WDTCK1 WDTCK0 WDTRES	Fixed to "0" Selects clock of watchdog timer (can be set only once following power application) Resets watchdog timer counter		etting 131072 rohibited instruction 1	3 Undefined	Retained		
	WDT&SP reset status detection	16H	Reset	0	Fixed to "0"			0	1	Retained	Retaine
				0 WDTCY	Detects resetting of watchdog timer/stack pointer	 No reset request	 Reset request				

Table 8-1. Peripheral Hardware Control Functions of Control Registers (2/8)

Peripheral	Co	ntrol Re	gister		Peripheral Hardware Control Function				At Rese	t	Clock
Hardware	Name	Address	Read/	bз	Function	Set	value	Power-	WDT	CE	Stop
			Write	b ₂ Symbol				ON	& SP	reset	
				b₀		0	1	reset	reset		
CE	CE reset timer	06H	R/W	CECNT3	Sets number of CE reset timer	0: Setting prohibite		1	Retained	Retained	1
	carry counter			CECNT2	carry counts	2: 2 counts 3: 3 c 5: 5 counts 6: 6 c					
				CECNT1			counts A: 10 counts counts D: 13 counts				
				CECNT0		E: 14 counts F: 15					
	MOVT bit	07H	R/W	0	Fixed to "0"	00 0 1 16-bit High-order Low-order transfer 8-bit transfer 8-bit transfer 01 0		0	0	0	Retained
	selection			0							
				MOVTSEL1	Sets bit transferred by MOVT (transferred						
				MOVTSEL0	to DBF1, 0 during 8-bit transfer)						
Serial	Serial I/O0 wait	0AH	R	0	Fixed to "0"			0	0	0	0
interface	status judgment			0							
				0			, – – – – –				
				SIO0WSTT	Judges wait status of serial	During wait	During serial				
					interface 0		communication				
	Serial I/O0	0BH	R/W	0	Fixed to "0"		,	0	0	0	0
	clock selection			SBMD	Selects operation mode of I ² C	Continues	Reception mode is				
					bus during slave transmission	processing	set automatically				
				SIO0CK1	Sets internal clck of serial	0 0 93.75 375	1 1 281.25 46.875 kHz kHz				
				SIO0CK0	interface 0	kHz kHz 0 1	0 1				
	Serial I/O0	0CH	R/W	0	Fixed to "0"			0	0	0	0
	interrupt mode			0							
	selection			SIO0IMD1	Sets interrupt condition of		h clock Stop				
				SIO0IMD0	serial interface 0	CC	ter start condition andition				
	Serial I/O0	0DH	R	SIO0SF8	Detects clock counter	Set at 8th close		0	0	0	0
	status detection	02		SIO0SF9		Set at 9th cloc	· ·				
				SBSTT	Detects number of clocks	Set from start					
					(I ² C bus mode)	9th clock					
				SBBSY	Detects start condition	Set from start	condition to				
					(I ² C bus mode)	stop condition					
	Serial I/O0 wait	0EH	R/W	SBACK	Sets and detects acknowledge	Sets and deter	cts 0, 1	0	0	0	0
	control				(I ² C bus mode)						
				SIO0NWT	Enables wait	Enabled	Cleared				
				SIO0WRQ1	Sets wait mode	0 0 1 No Data Ackn	owledge Address				
				SIO0WRQ0		wait wait wait 0 1 0	wait 1				

Table 8-1. Peripheral Hardware Control Functions of Control Registers (3/8)

Peripheral	Со	ntrol Re	gister		Peripheral Hardwar	e Control Funct	ion	,	At Rese	t	Clock
Hardware	Name	Address	Read/ Write	b ₃ b ₂ b ₁ Symbol	Function	Set	Power- ON	WDT & SP	CE reset	Stop	
				b₀		0	1	reset	reset		
Serial interface	Serial I/O0 mode selection	0FH	R/W	SIOOCH SB SIOOMS SIOOTX	Selects serial I/O0 mode Sets master/slave	0 0 Not I ² C used mode 0 1 Slave operation Reception	1 2-wire 3-wire mode mode 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0	0	0	0
	Serial I/O1	1DH	R/W	SIO1TS	Sets transfer direction			0	0	0	0
	mode selection	IDH	I I I V	SIO1HIZ	Starts or stops operation Sets status of P0B1/SO1 pin	Stops operation General-purpose I/O port	Serial data output pin		U	0	
				SIO1CK1 SIO1CK0	Sets I/O clock	External 187.50 clock kHz 0 1	375.00 46.875 kHz kHz 0 1				
PLL	PLL mode	10H	R/W	PLLSCNF	Sets low-order bits of swallow counter	Lowest bit is 0	Lowest bit is 1	U	U	R	R
frequency	selection			0	Fixed to "0"			0	0	0	0
synthesizer				PLLMD1 PLLMD0	Sets division mode of PLL	0 0 Disabled MF 0 1	1 1 VHF HF 0 1				
	PLL reference frequency selection	11H	R/W	PLLRFCK2 PLLRFCK1 PLLRFCK0	Sets reference frequency of PLL	0: 1.25 kHz 1: 2.5 3: 10 kHz 4: 6.2 6: 25 kHz 7: 50 9: 9 kHz A: 18 B: Setting prohibite C: 1 kHz D: 20 E: Setting prohibite F: PLL disabled	5 kHz 5: 12.5 kHz kHz 8: 3 kHz kHz d kHz	F	F	F	F
	PLL unlcok FF	12H	R & Reset	0 0 0 0 PLLUL	Fixed to "0" Detects status of unlock FF	 Locked	Unclocked	Undefined	Undefined	Retained	Retained
BEEP	BEEP/general- purpose port pin function selection	13H	R/W	0 0 BEEP1SEL BEEP0SEL	Fixed to "0" Selects function of P1D1/BEEP1 pin Selects function of P1D0/BEEP0 pin		BEEP	0	0	0	0
	BEEP clock selection	14H	R/W	BEEP1CK0 BEEP0CK1 BEEP0CK0	Sets output frequency of BEEP1 Sets output frequency of BEEP0	0 0 4 kHz 3 kHz 0 1 0 0 1 kHz 3 kHz 0 1	1 1 200 Hz 67 Hz 0 1 1 1 4 kHz 6.7 kHz 0 1	0	0	0	0

U: Undefined R: Retained

Table 8-1. Peripheral Hardware Control Functions of Control Registers (4/8)

Name Basic timer 0 carry Basic timer 0 clock selection	17H	Read/ Write R & Reset	b ₂ Symbol b ₀ 0 0 0 BTM0CY 0	Function Fixed to "0" Detects basic timer 0 carry FF Fixed to "0"	0 Set v	ralue 1 FF set	Power- ON reset 0	WDT & SP reset Retained	CE reset	Stop Retained
0 carry Basic timer 0 clock selection	18H	Reset	0 0 0 0 BTM0CY 0	Detects basic timer 0 carry FF					1	Retained
0 carry Basic timer 0 clock selection	18H	Reset	0 0 BTM0CY 0	Detects basic timer 0 carry FF	FF reset	 FF set	0	Retained	1	Retained
Basic timer 0 clock selection			BTM0CY 0	-	FF reset	– – – – – FF set				
clock selection		R/W	0	-	11 leset	11 261				
Timer 3 control		l	BTM0CK1	Selects clock of basic timer 0	0 0	1 1	0	0	Retained	Retained
	28H	R/W	BTM0CK0 TM3SEL	Selects timer 3 and D/A converter	10 Hz 20 Hz 0 1 D/A converter	50 Hz 100 Hz 0 1 Timer 3	0	0	Retained	0
			0 TM3EN TM3RES	Fixed to "0" Starts or stops timer 3 counter Resets timer 3 counter	Stops Not affected	Starts 				
Timer 2 counter clock selection	29H	R/W	TM2EN TM2RES TM2CK1 TM2CK0	Starts or stops timer 2 counter Resets timer 2 counter Sets basic clock of timer 2 counter	Stops Not affected 0 0 100 kHz 10 kHz 0 1	Starts Reset 1 1 1 2 kHz 1 kHz 0 1	0	0	Retained	0
Timer 1 counter clock selection	2AH	R/W	TM1EN TM1RES TM1CK1 TM1CK0	Starts or stops timer 1 counter Resets timer 1 counter Sets basic clock of timer 1 counter		2 kHz 1 kHz	0	0	Retained	0
Timer 0 counter clock selection	2BH	R/W	TM0EN TM0RES TM0CK1 TM0CK0	Starts or stops timer 0 counter Resets timer 0 counter Sets basic clock of timer 0 counter	Stops Not affected 0 0	Starts Reset 1 1	0	0	Retained	0
Timer 0 mode selection	2CH	R/W	TM0OVF TM0GCEG TM0GOEG	Detects timer 0 overflow Sets edge of gate close input signal Sets edge of gate open input signal	No overflow Rising edge	Overflow Falling edge	0	0	Retained	0
	Timer 0 counter	Timer 0 counter 2BH clock selection	Timer 0 counter 2BH R/W Clock selection Timer 0 mode 2CH R/W	TM1RES	TM1RES Resets timer 1 counter TM1CK1 Sets basic clock of timer TM1CK0 1 counter TM1CK0 Starts or stops timer 0 counter TM0CK1 Sets basic clock of timer TM0CK1 Sets basic clock of timer TM0CK1 Sets basic clock of timer TM0CK0 0 counter TM0CK0 Detects timer 0 overflow TM0GCEG Sets edge of gate close input signal TM0GOEG Sets edge of gate open input signal TM0MD Selects modulo counter/gate	TM1RES Resets timer 1 counter Not affected TM1CK1 Sets basic clock of timer 1 counter 1 counter 0 counter 1 counter 2 clock selection TM0CK0 Starts or stops timer 0 counter Stops TM0CK1 Sets basic clock of timer 0 counter Not affected 1 counter 2 counter 3 counter 2 counter 3 counte	TM1RES Resets timer 1 counter	TM1RES Resets timer 1 counter Not affected Reset TM1CK1 Sets basic clock of timer TM1CK0 1 counter 0 100 kHz 10 kHz 2 kHz 1 kHz 0 1 0 1 0 1 Timer 0 counter 2BH R/W TM0EN Starts or stops timer 0 counter Stops Starts TM0CK1 Sets basic clock of timer TM0CK1 Sets basic clock of timer TM0CK0 0 counter 0 100 kHz 10 kHz 2 kHz 1 kHz 0 1 1 0 1 Timer 0 mode 2CH R/W TM0OVF Detects timer 0 overflow TM0GCEG Sets edge of gate close input signal TM0GOEG Sets edge of gate open input signal	TM1RES Resets timer 1 counter Not affected Reset TM1CK1 Sets basic clock of timer 1 counter 0 counter 1 counter 1 counter 1 counter 2 kHz 1 kHz 1 counter 1 counter 1 counter 2 kHz 1 kHz 1 counter 1 clock selection 2 clock selection 2 clock selection 3 clock selection 4 clock selection 4 clock selection 5 clock selection 5 clock selection 6 clock selection 6 clock selection 7 clock selection 7 clock selection 8 clock of timer 1 clock selection 8 clock of timer 1 clock selection 9 clock of timer 1 clock of timer 2 clock of timer 1 clock	TM1RES Resets timer 1 counter Not affected Reset TM1CK1 Sets basic clock of timer 100 kHz 10 kHz 2 kHz 1 kHz 0 1 0 1 0 1 Timer 0 counter 2BH R/W TM0EN Starts or stops timer 0 counter Stops Starts 0 0 Retained clock selection TM0RES Resets timer 0 counter Not affected Reset TM0CK1 Sets basic clock of timer 0 counter Not affected Reset TM0CK1 Sets basic clock of timer 0 counter 0 c

Table 8-1. Peripheral Hardware Control Functions of Control Registers (5/8)

Peripheral	Co	ntrol Re	egister		Peripheral Hardwar	e Control Functi	on	,	At Rese	et .	Clock
Hardware	Name	Address	Read/ Write	b ₃ b ₂ b ₁ Symbol	Function	Set v	/alue	Power- ON	WDT & SP	CE reset	Stop
				b ₀		0	1	reset	reset		
Interrupt	Interrupt edge selection 1	1EH	R/W	IEG4	Sets interrupt issuance edge (INT4 pin)	Rising edge	Falling edge	0	0	Retained	Retained
				INT4SEL	Sets interrupt request flag of P1A3/INT4 pin	Enables setting of flag	Disables setting of flag				
				IEG3	Sets interrupt issuance edge (INT3 pin)	Rising edge	Falling edge				
				INT3SEL	Sets interrupt request flag of P1A2/INT3 pin	Enables setting of flag	Disables				
	Interrupt edge	1FH	B/W	0	Fixed to "0"	soung or mag	soung of mag	0	0	Retained	Retaine
	selection 2			EG2 EG2 	Sets interrupt issuance edge (INT2 pin) Sets interrupt issuance edge	Rising edge	Falling edge		v	notamos	
				IEG0	(INT1 pin) Sets interrupt issuance edge (INT0 pin)	-					
	Interrupt enable 1	2DH	R/W	IPSIO1	Enables serial interface 1	Disables interrupt	Enables interrupt	0	0	Retained	Retaine
				IPTM2	Enables serial interface 0 interrupt Enables timer 3 interrupt Enables timer 2 interrupt	тетар	тепар				
	Interrupt enable 2	2EH	R/W	IPTM1 IPTM0 IP4 IP3	Enables timer 1 interrupt Enables timer 0 interrupt Enables INT4 pin interrupt Enables INT3 pin interrupt	Disables interrupt	Enables interrupt	0	0	Retained	Retaine
	Interrupt enable 3	2FH	R/W	IP2 IP1 IP0 IPCE	Enables INT2 pin interrupt Enables INT1 pin interrupt Enables INT0 pin interrupt Enables CE pin interrupt	Disables interrupt	Enables interrupt	0	0	Retained	Retained
	Serial interface 1 interrupt request	34H	R/W	0 0 	Fixed to "0"			0	0	Retained	Retaine
				IRQSIO1	Detects serial interface 1 interrupt request	No interrupt request	Interrupt request				

Table 8-1. Peripheral Hardware Control Functions of Control Registers (6/8)

Peripheral	Co	ntrol Re	egister		Peripheral Hardware	e Control Functi	on	1	At Rese	t	Clock
Hardware	Name	Address	Read/		Function	Set v	/alue	Power-	WDT	CE	Stop
			Write	b ₂ Symbol				ON	& SP	reset	
				b ₀		0	1	reset	reset		
Interrupt	Serial interface 0	35H	R/W	0	Fixed to "0"			0	0	Retained	Retained
	interrupt request			0							
				0							
				IRQSIO0	Detects serial interface 0	No interrupt request	Interrupt request				
					interrupt request						
	Timer 3 interrupt	36H	R/W	0	Fixed to "0"			0	0	Retained	Retained
	request			0							
				0							
				IRQTM3	Detects timer 3 interrupt request	No interrupt request	Interrupt request				
	Timer 2 interrupt	37H	R/W	0	Fixed to "0"			0	0	Retained	Retained
	request			0							
				0							
				IRQTM2	Detects timer 2 interrupt request	No interrupt request	Interrupt request				
	Timer 1 interrupt	38H	R/W	0	Fixed to "0"			0	0	Retained	Retained
	request			0							
				0							
				IRQTM1	Detects timer 1 interrupt request	No interrupt request	Interrupt request				
	Timer 0 interrupt	39H	R/W	0	Fixed to "0"			0	0	Retained	Retained
	request			0							
	,			0							
				IRQTM0	Detects timer 0 interrupt request	No interrupt request	Interrupt request				
	INT4 pin interrupt	3AH	R/W	INT4	Detects INT4 pin status	Low level	High level	U	U	U	U
	request			0	'			 0		 Retained	 Retained
				 0							
				IRQ4	Detects INT4 pin interrupt request	No interrupt request					
	INT3 pin interrupt	звн	R/W	INT3	Detects INT3 pin status	Low level	High level	U	U	U	U
	request			0	Fixed to "0"	_ = = = = = =	I _ · · · · · · · · · -	 0		-	Retained
	, roquosi								Ů	notamos	1101211100
				IRQ3	Detects INT3 pin interrupt request	No interrupt request	Interrupt request				
	INT2 pin interrupt	3CH	R/W	INT2	Detects INT2 pin status	Low level	High level	U	U	U	U
	request	3011	'''	0	Fixed to "0"			- - -	- - -		Retained
	request			⊢ – – – –	Trixed to 0			U	U	netameu	netamed
				0	Detects INT2 pin interrupt request	No interrupt require	Interrupt request				
	INIT1 pin intermed	2011	D/M	IRQ2	Detects INT2 pin interrupt request		Interrupt request	11	11	U	U
	INT1 pin interrupt	3DH	R/W	INT1	Detects INT1 pin status	Low level	High level	_ U	_ U 	 	
	request			0	Fixed to "0"			0	0	Retained	Hetained
				0	 						
				IRQ1	Detects INT1 pin interrupt request	No interrupt request	Interrupt request				

U: Undefined

Table 8-1. Peripheral Hardware Control Functions of Control Registers (7/8)

Peripheral	Co	ntrol Re	gister		Peripheral Hardwar	e Control Functi	on	,	At Rese	t	Clock
Hardware	Name	Address	Read/	bз	Function	Set v	/alue	Power-	WDT	CE	Stop
			Write	b ₂ Symbol				ON	& SP	reset	
				b ₀		0	1	reset	reset		
Interrupt	INTO pin interrupt	3EH	R/W	INT0	Detects INT0 pin status	Low level	High level	U	U	U	U
	request			0	Fixed to "0"			0	0	Retained	Retained
				0							
				IRQ0	Detects INT0 pin interrupt request	No interrupt request	Interrupt request				
	CE pin interrupt	3FH	R	CE	Detects CE pin status	Low level	High level	U	U	U	U
	request			0	Fixed to "0"			0	0	0	0
				CECNTSTT	Detects CE reset counter status	Stops	Operates				
			R/W	IRQCE	Detects CE pin interrupt request	No interrupt request	Interrupt request	0	0	R	R
IF	FCG channel	20H	R/W	0	Fixed to "0"			0	0	0	0
counter	selection			0							
				FCGCH1	Sets pin to be used as FCG	0 0 FCG FCG0	1 1 FCG1 Setting				
				FCGCH0		not used pin 0 1	pin prohibited 0 1				
	IF counter gate	21H	R	0	Fixed to "0"			0	0	0	0
	status detection			0							
				0							
				IFCGOSTT	Detects IF counter gate status	Closed	Open				
	IF counter	22H	R/W	IFCMD1	Sets IF counter mode	0 0	1 1	0	0	0	0
	mode selection			IFCMD0		FCG AMIFC 0 1	FMIFC AMIFC2 0 1				
				IFCCK1	Sets IF counter gate time and	0 0 1					
				L IFCCK0	FCG count frequency	1ms, 4 ms, 8 1 kHz 100 kHz 9	ms, Open, 00 kHz Setting				
				IFCCKU		0 1 0	prohibited 1				
	IF counter	23H	w	0	Fixed to "0"			0	0	0	0
	control			0			,				
				IFCSTRT	Starts or stops IF counter	Nothing affected	Starts counter				
				IFCRES	Resets IF counter data	Nothing affected	Starts counter				
A/D	A/D converter	24H	R/W	0	Fixed to "0"			0	0	Retained	Retained
converter	channel			ADCCH2	Selects pin used for A/D converter	0: A/D converter no 1: P0D0/AD0 pin	ot used 2: P0D1/AD1pin				
	selection			ADCCH1		3: P0D2/AD2 pin	4: P0D3/AD3 pin				
				ADCCH0		5: P1C2/AD4 pin 7: Setting prohibite	6: P1C3/AD5 pin d				
	A/D converter	25H	R/W	0	Fixed to "0"	3		0	0	0	0
	mode selection			ADCMD	Selects comparison mode of	Software mode				 Retained	 Retained
					A/D converter						
			 R	ADCSTT	Detects operating status of	Conversion ends	Converting			0	0
					A/D converter						
				ADCCMP	Detects comparison result of	Vadcref > Vadcin	VADCREF < VADCIN			0	Retained
					A/D converter						

U: Undefined R: Retained

Table 8-1. Peripheral Hardware Control Functions of Control Registers (8/8)

Peripheral	Со	ntrol Re	gister		Peripheral Hardware	e Control Functi	on	,	At Rese	t	Clock
Hardware	Name	Address	Read/		Function	Set v	/alue	Power-	WDT	CE	Stop
			Write	b ₂ Symbol				ON	& SP	reset	
				bo		0	1	reset	reset		
D/A	PWM clock	26H	R/W	0	Fixed to "0"			0	0	Retained	0
converter	selection			PWMBIT	Selects number of bits of PWM	8 bits	9 bits				
				L	counter						
				0	Fixed to "0"						
				PWMCK	Selects output clock of timer 3	4.4 kHz (8)/	440 Hz (8)/				
						2.2 kHz (9)	220 Hz (9)				
	PWM/general-	27H	R/W	0	Fixed to "0"			0	0	Retained	0
	purpose port pin			PWM2SEL	Selects function of P1B2/PWM2 pin	General-purpose	D/A converter				
	function selection			PWM1SEL	Selects function of P1B1/PWM1 pin	output port					
				PWM0SEL	Selects function of P1B0/PWM0 pin						

8.4 Port Input/Output Selection Registers

Figure 8-4 shows the configuration of the port input/output selection registers.

As shown in this figure, the port input/output select registers consist of a total of 16 nibbles (16 \times 4 bits) at addresses 60H through 6FH of BANK 15 of the data memory.

Table 8-2 lists the control functions of the port input/output selection registers.

[MEMO]

Figure 8-4. Configuration of Port Input/Output Selection Registers (1/2)

	(BANK15) Column Address ow Address Item		1	2	3	4	5	6	7
	Name							Port 0D pull-down resistor selection	Group I/O selection
	Symbol							P P P P 0 0 0 0	1 1 1 1
6								D D D D P P P	1 1 1 1 1
									0 0 0 0
								3 2 1 0	
	Read/ Write							R/W	R/W

Figure 8-4. Configuration of Port Input/Output Selection Registers (2/2)

		8			ç)			£	4			В	l			C	;			D)		E					F		
Р	ort 2	D b	it	Ро	rt 2	СЬ	it	Pc	ort 2	B b	it	Po	rt 2	Аb	it	Ро	rt 1	DЬ	it	Ро	rt 0	Сы	it	Pc	ort C	B b	it	Ро	rt 0	A bi	t
1/0) se	lect	ion	1/0	se	lect	ion	I/C) se	lect	ion	I/C) se	lect	ion	I/C	se	lect	ion	I/C	se	lecti	ion	1/0) se	lect	ion	1/0	se	lect	ion
0	P	P	P	Р	Р	P	Р	Р	Р	P	P	0	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	P	Р	Р	Р	Р	Р
	2	2	2	2	2	2	2	2	2	2	2		2	2	2	1	1	1	1	0	0	О	О	0	0	0	О	0	0	0	О
	D	D	D	С	С	С	С	В	В	В	В		Α	Α	Α	D	D	D	D	С	С	С	С	В	В	В	В	Α	Α	Α	Α
	В	В	В	В	В	В	В	В	В	В	В		В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В
	1	1	1	1	1	1	1	1	ı	1	1		ı	ı	ı	1	T	Τ	1	ı	1	ı	ı	1	L	1	ı		T	1	ı
	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	2	1	0	3	2	1	0	3	2	1	0		2	1	0	3	2	1	0	3	2	1	0	3	2	1	0	3	2	1	0
	F	k/W			R	/W			R	/W			R	w			R	w	•		R	/W			R	/W			R	/W	

Table 8-2. Control Functions of Port Input/Output Selection Registers (1/2)

Peripheral	rdware Name Address Read/ b ₃			Register	Control F	unction		,	At Rese	et	Clock
Hardware	Name	Address	Read/	bз	Function	Set	value	Power-	WDT	CE	Stop
		(BANK15)	Write	b ₂ Symbol				ON	& SP	reset	
				b ₀		0	1	reset	reset		
Input/	Port 0D pull-	66H	R/W	P0DPLD3	Selects pull-down resistor of P0D3 pin	Pull-down	Pull-down	0	0	Retained	Retained
output	down resistor			P0DPLD2	Selects pull-down resistor of P0D2 pin	resistor used	resistor not used				
port	selection			P0DPLD1	Selects pull-down resistor of P0D1 pin						
				P0DPLD0	Selects pull-down resistor of P0D0 pin						
	Group I/O	67H	R/W	P3DGIO	Selects input/output of port 3D	Input	Output	0	0	Retained	Retained
	selection			P3CGIO	Selects input/output of port 3C						
				P3BGIO	Selects input/output of port 3B						
				P3AGIO	Selects input/output of port 3A						
	Port 2D bit I/O	68H	R/W	0	Fixed to "0"		·	0	0	Retained	Retained
	selection			P2DBIO2	Selects input/output of port P2D2	Input	Output				
				P2DBIO1	Selects input/output of port P2D1						
				P2DBIO0	Selects input/output of port P2D0						
	Port 2C bit I/O	69H	R/W	P2CBIO3	Selects input/output of port P2C3	Input	Output	0	0	Retained	Retained
	selection			P2CBIO2	Selects input/output of port P2C2						
				P2CBIO1	Selects input/output of port P2C1						
				P2CBIO0	Selects input/output of port P2C0						
	Port 2B bit I/O	6AH	R/W	P2BBIO3	Selects input/output of port P2B3	Input	Output	0	0	Retained	Retained
	selection			P2BBIO2	Selects input/output of port P2B2						
				P2BBIO1	Selects input/output of port P2B1						
				P2BBIO0	Selects input/output of port P2B0						
	Port 2A bit I/O	6BH	R/W	0	Fixed to "0"			0	0	Retained	Retained
	selection			P2ABIO2	Selects input/output of port P2A2	Input	Output				
				P2ABIO1	Selects input/output of port P2A1						
				P2ABIO0	Selects input/output of port P2A0						
	Port 1D bit I/O	6CH	R/W	P1DBIO3	Selects input/output of port P1D3	Input	Output	0	0	Retained	Retained
	selection			P1DBIO2	Selects input/output of port P1D2						
				P1DBIO1	Selects input/output of port P1D1						
				P1DBIO0	Selects input/output of port P1D0						
	Port 0C bit I/O	6DH	R/W	P0CBIO3	Selects input/output of port P0C3	Input	Output	0	0	Retained	Retained
	selection			P0CBIO2	Selects input/output of port P0C2						
				P0CBIO1	Selects input/output of port P0C1						
				P0CBIO0	Selects input/output of port P0C0						
	Port 0B bit I/O	6EH	R/W	P0BBIO3	Selects input/output of port P0B3	Input	Output	0	0	Retained	Retained
	selection			P0BBIO2	Selects input/output of port P0B2						
				P0BBIO1	Selects input/output of port P0B1						
				P0BBIO0	Selects input/output of port P0B0						

Table 8-2. Control Functions of Port Input/Output Selection Registers (2/2)

Peripheral	Port Input/O	utput Se	lection	Register	Control F	unction		,	At Rese	t	Clock
Hardware	Name	Address	Read/	bз	Function	Set v	/alue	Power-	WDT	CE	Stop
		(B A NK15)	Write	b ₂ b ₁ Symbol				ON	& SP	reset	
				b₀		0	1	reset	reset		
Input/	Port 0A bit I/O	6FH	R/W	P0ABIO3	Selects input/output of port P0A3	Input	Output	0	0	Retained	Retained
output	selection			P0ABIO2	Selects input/output of port P0A2						
port				P0ABIO1	Selects input/output of port P0A1						
				P0ABIO0	Selects input/output of port P0A0						

8.5 Cautions on Using Register File

Keep in mind the following points (1) through (3) when using the write-only (W), read-only (R), and unused registers of the control registers (addresses 00H through 3FH of the register file).

- (1) An "undefined value" is read if a write-only register is read.
- (2) Nothing is affected even if a read-only register is written.
- (3) An "undefined value" is read if an unused register is read. Nor is anything affected if this register is written.

9. DATA BUFFER (DBF)


9.1 Outline of Data Buffer

Figure 9-1 outlines the data buffer.

The data buffer is located on the data memory and has the following two functions.

- Reads constant data on the program memory (table reference)
- · Transfers data with the peripheral hardware units

Figure 9-1. Outline of Data Buffr



9.2 Data Buffer

9.2.1 Configuration of data buffer

Figure 9-2 shows the configuration of the data buffer.

As shown in the figure, the data buffer consists of a total of 16 bits of addresses 0CH through 0FH of BANK 0 on the data memory.

The 16-bit data is configured with bit 3 of address 0CH as the MSB and bit 0 of address 0FH as the LSB. Because the data buffer is located on the data memory, it can be manipulated by all data memory manipulation instructions.

Column address 4 5 Е 0 Data buffer (DBF) 1 2 Row address 3 Data memory 4 5 6 BANK0 7 BANK1 BANK2 BANK14 BANK15 System register \bigstar Remark The μ PD17704 and 17705 do not have BANKs 6 through 14. The μ PD17707 and 17705 do not have BANKs 6 through 14. Data memory 0CH 0DH 0EH 0FH Address Bit b_2 b₁ $b_{0} \\$ bз b₂ bı $b_{0} \\$ bз b₂ b₁ bο bз b₂ bı Data buffer bο Bit b₁₅ b₁₄ b₁₃ b12 b11 b₂ b₁ **b**10 **b**9 bs | b7 b6 b5 b4 | b3 DBF3 Signal DBF2 DBF1 DBF0 Data î \widehat{M} S s В В Data

Figure 9-2. Configuration of Data Buffer

9.2.2 Table reference instruction ("MOVT DBF, @AR")

This instruction moves the contents of the program memory addressed by the contents of the address register to the data buffer.

The number of bits transferred by the table reference instruction can be specified by MOVT selection register (address 07H) of the control registers.

When 8-bit data is transferred, it is read to DBF1 and 0.

When the table reference instruction is used, one stack level is used.

All the addresses of the program memory can be referenced by the table reference instruction.

9.2.3 Peripheral hardware control instructions ("PUT" and "GET")

The operations of the "PUT" and "GET" instructions are as follows:

(1) GET DBF, p

Reads the data of a peripheral register addressed by "p" to the data buffer.

(2) PUT p, DBF

Sets the data of the data buffer to a peripheral register addressed by "p".

9.3 Relationships between Peripheral Hardware and Data Buffer

Table 9-1 shows the relationships between the peripheral hardware and the data buffer.

Table 9-1. Relationships between Peripheral Hardware and Data Buffer (1/2)

Periphera	al Hardware	Peripheral Regi	ster Transfer	ring Data wit	h Data Buffer		
		Name	Symbol	Peripheral address	Execution of PUT/GET instruction	I/O bit	Actual bit
A/D converter		A/D converter reference voltage setting register	ADCR	02H	PUT/GET	8	8
Serial interface	Serial interface 0	Presettable shift register 0	SIO0SFR	03H	PUT/GET	8	8
	Serial interface 1	Presettable shift register 1	SIO1SFR	04H			
Timer 0		Timer 0 modulo register	тмом	1AH	PUT/GET	8	8
		Timer 0 counter	тмос	1BH	GET	8	8
Timer 1		Timer 1 modulo register	TM1M	1CH	PUT/GET	8	8
		Timer 1 counter	TM1C	1DH	GET	8	8
Timer 2		Timer 2 modulo register	TM2M	1EH	PUT/GET	8	8
		Timer 2 counter	TM2C	1FH	GET	8	8
Address registe	r	Address register	AR	40H	PUT/GET	16	16
Data buffer stac	:k	DBF stack	DBFSTK	41H	PUT/GET	16	16
PLL frequency	synthesizer ^{Note}	PLL data register	PLLR	42H	PUT/GET	16	16
Frequency cour	nter	IF counter data register	IFC	43H	GET	16	16
D/A converter	P1B0/PWM0 pin	PWM data register 0	PWMR0	44H	PUT/GET	16	9
(PWM output)	P1B1/PWM1 pin	PWM data register 1	PWMR1	45H			
	P1B2/PWM2 pin	PWM data register 2	PWMR2	46H	PUT/GET	16	9
Timer 3		Timer 3 modulo register	ТМЗМ				8

Note The programmable counter of the PLL frequency synthesizer is configured of 17 bits, of which the high-order 16 bits indicate the PLL data register (PLLR) and the low-order bits are allocated to the PLLSCNF flag (the third bit of address 10H).

For details, refer to 17. PLL FREQUENCY SYNTHESIZER.

Table 9-1. Relationships between Peripheral Hardware and Data Buffer (2/2)

	At Reset		Clock	Function
Power-ON	WDT&SP	CE	Stop	
reset	reset	reset		
0	0	O ^{Note}	O ^{Note}	Sets compare voltage VADCREF of A/D converter
Undefined	Undefined	Undefined	Undefined	Sets serial-out data and reads serial-in data
FF	FF	Retained	FF	Sets modulo register value of timer 0
0	0	Retained	0	Reads count value of timer 0 counter
FF	FF	Retained	FF	Sets modulo register value of timer 1
0	0	Retained	0	Reads count value of timer 1 counter
FF	FF	Retained	FF	Sets modulo register value of timer 2
0	0	Retained	0	Reads count value of timer 2 counter
0	0	0	Retained	Transfers data with address register
Undefined	Undefined	Retained	Retained	Saves data of data buffer
Undefined	Undefined	Retained	Retained	Sets division value (N value) of PLL
0	0	0	0	Reads count value of frequency counter
1FF	1FF	Retained	1FF	Sets duty of output signal of D/A converter
				Sets duty of output signal of D/A converter (multiplexed with modulo register of timer 3)
				Sets modulo register value of timer 3

Note Value in hardare mode. "Retained" in software mode.

9.4 Cautions on Using Data Buffer

Keep the following points in mind concerning the unused peripheral addresses, write-only peripheral register (PUT only), and read-only peripheral register (GET only) when transferring data with the peripheral hardware via data buffer.

- An "undefined value" is read if a write-only register is read.
- Nothing is affected even if a read-only register is written.
- An "undefined value" is read if an unused address is read. Nor is anything affected if this address is written.

10. DATA BUFFER STACK

10.1 Outline of Data Buffer Stack

Figure 10-1 outlines the data buffer stack.

As shown in the figure, the data buffer stack consists of a data buffer stack pointer and data buffer stack registers.

The data buffer stack saves or restores the contents of the data buffer when the "PUT" or "GET" instruction is executed.

Therefore, the contents of the data buffer can be saved by one instruction when an interrupt is accepted.




Figure 10-1. Outline of Data Buffer Stack

10.2 Data Buffer Stack Register

Figure 10-2 shows the configuration of the data buffer stack registers.

As shown in the figure, the data buffer stack registers consist of four 16-bit registers.

The contents of the data buffer are saved by executing the "PUT" instruction, and the saved data is restored by executing the "GET" instruction.

The data buffer contents can be successively saved up to 4 levels.




Figure 10-2. Configuration of Data Buffer Stack Register

10.3 Data Buffer Stack Pointer

The data buffer stack pointer detects the multiplexing level of the data buffer stack registers.

When the "PUT" instruction is executed to the data buffer stack, the value of the data buffer stack pointer is incremented by one; when the "GET" instruction is executed, the value of the pointer is decremented by one.

The data buffer stack pointer can be only read and cannot be written.

The configuration and function of the data buffer stack pointer are illustrated below.

	Name	FI	ag s	ymb	ool	Address	Read/Write	
		b з	b2	b ₁	bo			
Da	ta buffer stack pointer	o	0	Ô	Ô	04H	R	
				В	В			
				F	F			
				s	s			
				Р	Р			
				1	0			
_			T		T			•
					L		Detects multipl	exing level of data buffer stack
				0	0	Level 0		
				0	1	Level 1		
				1	0	Level 2		
				1	1	Level 3		
					-	Fixed to "0"		
T	Power-ON reset	О	0	0	0			
At reset	WDT&SP reset			0	0			
\\{\bar{2}}	CE reset			0	0			
Clo	ock stop	Ţ	Ų.	Reta	ined			

10.4 Operation of Data Buffer Stack

Figure 10-3 shows the operation of the data buffer stack.

As shown in the figure, when the PUT instruction is executed, the contents of the data buffer are transferred to a data buffer stack register specified by the stack pointer, and the stack pointer is incremented by one.


When the GET instruction is executed, the contents of a data buffer stack register specified by the stack pointer are transferred to the data buffer, and the stack pointer is decremented by one.

Therefore, note that the value of the stack pointer is set to 1 if data has been written once because its initial value is 0, and that the stack pointer is set to 0 when data has been written four times.


Note that when writing (PUT) exceeding four levels, the first data are discarded.

Figure 10-3. Operation of Data Buffer Stack

(a) If writing does not exceed level 4



(b) If writing exceeds level 4



10.5 Using Data Buffer Stack

A program example is shown below.

Example To save the contents of the data buffer and address register by using INT0 interrupt routine (the contents of the data buffer and address register are not automatically saved when an interrupt occurs).

```
START:
         BR
               INITIAL
                              ; Reset address
         ; Interrupt vector address
         NOP
                              ; SI01
         NOP
                              ; SI00
         NOP
                              : TM3
         NOP
                               TM2
         NOP
                               TM1
         NOP
                              ; TM0
         NOP
                              : INT4
         NOP
                              ; INT3
         NOP
                              ; INT2
         NOP
                              : INT1
         BR
               INTINTO
                              : INTO
         NOP
                              ; Down edge of CE
INTINTO:
         PUT
               DBFSTK, DBF; Saves contents of DBF to first level of data buffer
                              ; stack (DBFSTK)
         GET
                              ; Transfers contents of address register (AR) to DBF
               DBF, AR
         PUT
               DBFSTK, DBF; Saves contents of AR to second level of data buffer
                              ; stack
           Processing B
                              ; INTO interrupt processing
               DBF, DBFSTK; Restores second level of data buffer stack to data buffer,
         GET
         PUT
               AR, DBF
                              ; and restores contents of data buffer to address register
         GET
               DBF, DBFSTK; Restores first level of data buffer stack to data buffer
         ΕI
         RETI
INITIAL:
         SET1 IP0
LOOP:
           Processing A
         BR
               LOOP
END
```

10.6 Cautions on Using Data Buffer Stack

The contents of the data buffer stack are not automatically saved when an interrupt is accepted, and therefore, must be saved by software.

Even when a bank of the data memory other than BANK0 is specified, the contents of the data buffer (existing in BANK0) can be saved or restored by using the "PUT" and "GET" instructions.

11. GENERAL-PURPOSE PORT

The general-purpose ports output high-level, low-level, or floating signals to external circuits, and read high-level or low-level signals from external circuits.

11.1 Outline of General-purpose Port

Table 11-1 shows the relationships between each port and port register.

The general-prupose ports are classified into I/O, input, and output ports.

The I/O ports are further subclassified into bit I/O ports that can be set in the input or output mode in 1-bit (1-pin) units, and group I/O ports that can be set in the input or output mode in 4-bit (4-pin) units. The inut or output mode of each I/O port is specified by the port input/output selection registers (addresses 60H through 6FH) of BANK15.

Table 11-1. Relationships between Port (Pin) and Port Register (1/3)

Port		Pin		Data Setting Method								
	No.	Symbol	1/0		Port register (data memory)							
				Bank	Address	Symbol		t symbol erved word)				
Port 0A	63	P0A3	I/O (bit I/O)	BANK0	70H	P0A	bз	P0A3				
	64	P0A2					b ₂	P0A2				
	65	P0A1					b ₁	P0A1				
	66	P0A0					bo	P0A0				
Port 0B	67	P0B3	I/O (bit I/O)		71H	P0B	bз	P0B3				
	68	P0B2					b ₂	P0B2				
	69	P0B1					b ₁	P0B1				
	70	P0B0					bo	P0B0				
Port 0C	_ 59	P0C3	I/O (bit I/O)		72H	P0C	bз	P0C3				
	60	P0C2					b 2	P0C2				
	61	P0C1					b ₁	P0C1				
	62	P0C0					bo	P0C0				
Port 0D	22	P0D3	Input		73H	P0D	bз	P0D3				
	23	P0D2					b ₂	P0D2				
	24	P0D1					b ₁	P0D1				
	25	P0D0					bo	P0D0				

Table 11-1. Relationships between Port (Pin) and Port Register (2/3)

Port		Pin			Data S	etting Metho	d
	No.	Symbol	1/0		Port regist	er (data mer	nory)
				Bank	Address	Symbol	Bit symbol (reserved word)
Port 1A	2 	P1A3 P1A2 P1A1	Input	BANK1	70H	P1A	b ₃ P1A3 b ₂ P1A2
Port 1B	5 17 18 20	P1A0 P1B3 P1B2 P1B1 P1B0	Output		71H	P1B	b ₀ P1A0 b ₃ P1B3 b ₂ P1B2 b ₁ P1B1 b ₀ P1B0
Port 1C	26 27 28 29	P1C3 P1C2 P1C1 P1C1	Input		72H	P1C	b ₃ P1C3 b ₂ P1C2 b ₁ P1C1 b ₀ P1C0
Port 1D	37 38 39 40	P1D3 P1D2 P1D1 P1D0	I/O (bit I/O)		73H	P1D	b ₃ P1D3 b ₂ P1D2 b ₁ P1D1 b ₀ P1D0
Port 2A	No pin 14 15 	P2A2 P2A1 P2A1	I/O (bit I/O)	BANK2	70H	P2A	b ₃
Port 2B	43 - 44 45 46	P2B3 	I/O (bit I/O)		71H	P2B	b ₃ P2B3 b ₂ P2B2
Port 2C	55 56 57 58	P2C3 P2C2 P2C1 P2C0	I/O (bit I/O)		72H	P2C	b ₃ P2C3 b ₂ P2C2 b ₁ P2C1 b ₀ P2C0
Port 2D	No pin	P2D2 P2D1 P2D0	I/O (bit I/O)		73H	P2D	b ₃

Table 11-1. Relationships between Port (Pin) and Port Register (3/3)

Port		Pin		Data Setting Method							
	No.	Symbol	1/0		Port register (data memory)						
				Bank	Address	Symbol	Bit symbol (reserved word)				
Port 3A	6	РЗАЗ	1/0	BANK3	70H	РЗА	b₃ P3A3				
	7	P3A2	(group I/O)				b ₂ P3A2				
	8	P3A1					b ₁ P3A1				
	9	P3A0					b₀ P3A0				
Port 3B	10	P3B3	I/O		71H	РЗВ	b₃ P3B3				
	11	P3B2	(group I/O)				b ₂ P3B2				
	12	P3B1					b ₁ P3B1				
	13	P3B0					b₀ P3B0				
Port 3C	47	P3C3	I/O		72H	РЗС	b₃ P3C3				
	48	P3C2	(group I/O)				b ₂ P3C2				
	49	P3C1					b ₁ P3C1				
	50	P3C0					b₀ P3C0				
Port 3D	51	P3D3	I/O		73H	P3D	b₃ P3D3				
	52	P3D2	(group I/O)				b ₂ P3D2				
	53	P3D1					b ₁ P3D1				
	54	P3D0					b₀ P3D0				
_	No pin		_	BANK4	70H-73H	_	Fixed to "0"				
				1							
				BANK15 ^{Note}							


Note The μ PD17704 and 17705 do not have BANKs 6 through 14. μ PD17707 and 17708 do not have BANKs 10 through 14.

11.2 General-Purpose I/O Port (P0A, P0B, P0C, P1D, P2A, P2B, P2C, P2D, P3A, P3B, P3C, P3D)

11.2.1 Configuration of I/O port


The following paragraphs (1) and (2) show the configuration of the I/O ports.

```
(1) POA (POA1, POA0)
POB (POB3, POB2, POB1, POB0)
POC (POC3, POC2, POC1, POC0)
P1D (P1D3, P1D2, P1D1, P1D0)
P2A (P2A2, P2A1, P2A0)
P2B (P2B3, P2B2, P2B1, P2B0)
P2C (P2C3, P2C2, P2C1, P2C0)
P2D (P2D2, P2D1, P2D0)
P3A (P3A3, P3A2, P3A1, P3A0)
P3B (P3B3, P3B2, P3B1, P3B0)
P3C (P3C3, P3C2, P3C1, P3C0)
P3D (P3D3, P3D2, P3D1, P3D0)
```



Note This is an internal signal that is output when the clock stop instruction is executed, and this circuit is designed not to increase the current consumption due to noise even if it is floated.

(2) POA (POA3, POA2)



Note This is an internal signal that is output when the clock stop instruction is executed, and this circuit is designed not to increase the current consumption due to noise even if it is floated.

11.2.2 Using I/O port

The input or output mode of the I/O ports is set by I/O selection register P0A, P0B, P0C, P1D, P2A, P2B, P2C, P2D, P3A, P3B, P3C, or P3D of the control registers.

Because P0A, P0B, P0C, P1D, P2A, P2B, P2C, and P2D are bit I/O ports, they can be set in the input or output mode in 1-bit units.

P3A, P3B, P3C, and P3D are group I/O ports, and therefore they are set in the input or output mode in 4-bit units.

Setting the output data of or reading the input data of a port is carried out by executing an instruction that writes data to or reads data from the port.

- 11.2.3 shows the configuration of the I/O selection register of each port.
- 11.2.4 and 11.2.5 describe how each port is used as an input or output port.
- 11.2.6 describes the points to be noted when using the I/O ports.

11.2.3 I/O port I/O selection register

The following I/O selection registers of the I/O ports are available.

- · Port 0A bit I/O selection register
- Port 0B bit I/O selection register
- Port 0C bit I/O selection register
- · Port 1D bit I/O selection register
- Port 2A bit I/O selection register
- Port 2B bit I/O selection register
- · Port 2C bit I/O selection register
- · Port 2D bit I/O selection register
- Group I/O selection registers (port 3A, port 3B, port 3C, port 3D)

Each I/O selection register sets the input or output mode of the corresponding port pin.

The following paragraphs (1) through (9) descibe the configuration and functions of the above I/O selection registers.

(1) Port 0A bit I/O selection register

Do Do Do Do Do Do Do Do		Name	FI	ag s	ymb	ol	Address	Read/Write				
Sets input/output mode of port			bз	b ₂	b ₁	bo						
A A A B B B B B B B B B B B B B B B B B	Ро	rt 0A bit I/O selection	Р	Р	Р	Р	(BANK15)	R/W				
B B B B B I I I I I I I I I I I I I I I			0	0	0	0	6FH					
Sets input/output mode of port Sets POAO pin in input mode Sets input/output mode of port Sets POA1 pin in output mode Sets POA1 pin in output mode Sets input/output mode of port Sets POA2 pin in output mode Sets POA2 pin in output mode Sets POA2 pin in output mode Sets POA3 pin in output mode Sets POA3 pin in output mode Sets POA3 pin in output mode Power-ON reset O O O O O O O O O O O O O O O O O O												
Sets input/output mode of port Sets P0A0 pin in input mode Sets P0A1 pin in output mode Sets P0A1 pin in output mode Sets P0A2 pin in input mode Sets P0A2 pin in input mode Sets P0A2 pin in output mode Sets P0A3 pin in output mode Sets P0A3 pin in input mode Sets P0A3 pin in output mode			١.									
Sets input/output mode of port			'									
Sets input/output mode of port O Sets P0A0 pin in input mode 1 Sets P0A1 pin in output mode Sets input/output mode of port Sets P0A1 pin in output mode Sets input/output mode of port Sets P0A2 pin in output mode Sets P0A2 pin in output mode Sets P0A2 pin in output mode Sets P0A3 pin in output mode Sets P0A3 pin in input mode Power-ON reset O O O O WDT&SP reset O O O O WDT&SP reset O O O O O Sets P0A3 pin in output mode												
O Sets P0A0 pin in input mode Sets input/output mode of port Sets P0A1 pin in input mode Sets P0A1 pin in output mode Sets P0A1 pin in output mode Sets P0A2 pin in input mode Sets P0A2 pin in input mode Sets P0A2 pin in output mode Sets P0A3 pin in output mode Sets P0A3 pin in input mode Sets P0A3 pin in output mode			\perp	 	T	T						
O Sets P0A0 pin in input mode Sets input/output mode of port Sets P0A1 pin in input mode Sets P0A1 pin in output mode Sets P0A1 pin in output mode Sets P0A2 pin in input mode Sets P0A2 pin in input mode Sets P0A2 pin in output mode Sets P0A3 pin in output mode Sets P0A3 pin in input mode Sets P0A3 pin in output mode								Sets in	put/output mode of port			
Sets P0A0 pin in output mode Sets input/output mode of port Sets P0A1 pin in input mode Sets P0A1 pin in output mode Sets P0A2 pin in input mode Sets P0A2 pin in output mode Sets P0A2 pin in output mode Sets P0A3 pin in input mode Sets P0A3 pin in input mode Sets P0A3 pin in output mode Sets P0A3 pin in output mode Sets P0A3 pin in output mode							Sets POAO nin		Survey part mode of port			
Sets input/output mode of port Sets P0A1 pin in input mode Sets P0A1 pin in output mode Sets input/output mode of port Sets P0A2 pin in input mode Sets P0A2 pin in output mode Sets input/output mode of port Sets P0A3 pin in input mode Sets P0A3 pin in input mode Sets P0A3 pin in output mode Sets P0A3 pin in output mode Sets P0A3 pin in output mode						_						
Sets P0A1 pin in input mode Sets P0A1 pin in output mode Sets input/output mode of port Sets P0A2 pin in input mode Sets P0A2 pin in output mode Sets input/output mode of port Sets P0A3 pin in input mode Sets P0A3 pin in input mode Sets P0A3 pin in output mode WDT&SP reset 0 0 0 0 0 WDT&SP reset 0 0 0 0 0							Sels I OAO pili	iii output mode				
Sets P0A1 pin in output mode Sets input/output mode of port Sets P0A2 pin in input mode Sets P0A2 pin in output mode Sets P0A2 pin in output mode Sets P0A3 pin in input mode Sets P0A3 pin in input mode Sets P0A3 pin in output mode WDT&SP reset 0 0 0 0 0 WDT&SP reset 0 0 0 0 0								Sets in	out/output mode of port			
Sets input/output mode of port Sets P0A2 pin in input mode Sets P0A2 pin in output mode Sets input/output mode of port Sets input/output mode of port Sets P0A3 pin in input mode Sets P0A3 pin in output mode Sets P0A3 pin in output mode WDT&SP reset 0 0 0 0 0 WDT&SP reset 0 0 0 0 0				0			Sets P0A1 pin in input mode					
Sets P0A2 pin in input mode Sets P0A2 pin in output mode Sets input/output mode of port Sets P0A3 pin in input mode Sets P0A3 pin in output mode Sets P0A3 pin in output mode WDT&SP reset 0 0 0 0 0 WDT&SP reset 0 0 0 0 0					1		Sets P0A1 pin in output mode					
Sets P0A2 pin in output mode Sets input/output mode of port Sets P0A3 pin in input mode Sets P0A3 pin in output mode Sets P0A3 pin in output mode WDT&SP reset 0 0 0 0 WDT&SP reset 0 0 0 0 0						_		Sets in	put/output mode of port			
Sets input/output mode of port Sets P0A3 pin in input mode Sets P0A3 pin in output mode Sets P0A3 pin in output mode WDT&SP reset 0 0 0 0 0 WDT&SP reset 0 0 0 0 0				О			Sets P0A2 pin	Sets P0A2 pin in input mode				
Sets P0A3 pin in input mode Sets P0A3 pin in output mode				1	! ! !		Sets P0A2 pin	in output mode				
Sets P0A3 pin in output mode						_		Sets in	put/output mode of port			
Power-ON reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			0]			Sets P0A3 pin	in input mode				
WDT&SP reset 0 0 0 0 0			1	- - - - -			Sets P0A3 pin	in output mode				
WDT&SP reset 0 0 0 0 0	П	Power-ON reset	То	0	0	0						
CE reset Retained	eset		-			_						
1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	Atr					i						
Clock stop Retained	Cic		+									

(2) Port 0B bit I/O selection register

	Name	FI	ag s	ymb	ool	Address	Read/Write			
		Ьз	b ₂	b ₁	bo					
Ро	rt 0B bit I/O selection	Р	Р	Р	Р	(BANK15)	R/W			
		0	0	0	0	6EH				
		В	В	В	В					
		B	B	B .	B					
		0	0	0	0					
		3	2	1	0					
		T	+	<u> </u>	Ť					
							Cata in			
					_	Cata DODO min		out/output mode of port		
					-	Sets P0B0 pin in input mode Sets P0B0 pin in output mode				
					1	Sets P0B0 pin	in output mode			
					-		Sets in	out/output mode of port		
				0		Sets P0B1 pin	in input mode			
				1		Sets P0B1 pin	in output mode			
					_		Sets in	out/output mode of port		
			О			Sets P0B2 pin	in input mode			
			1			Sets P0B2 pin	in output mode			
					_		Sets in	out/output mode of port		
		0				Sets P0B3 pin in input mode				
		1	1			Sets P0B3 pin	in output mode			
	Power-ON reset	0		0	<u> </u>	1				
At reset	WDT&SP reset	0	0	-	:					
At re	CE reset		: Reta		<u> </u>					
Clo	ock stop		Reta							

(3) Port 0C bit I/O selection register

	Name	FI	ag s	ymb	ol	Address	Read/Write				
		bз	b ₂	b ₁	bo						
Ро	rt 0C bit I/O selection	Р	Р	Р	Р	(BANK15)	R/W				
		0	0	0	0	6DH					
		С	С	С	С						
		В	В	В	В						
		0	0	0	0						
		3	2	1	0						
								out/output mode of port			
					0	Sets P0C0 pin	in input mode				
						Sets P0C0 pin in output mode					
		0			_		Sets in	out/output mode of port			
					1	Sets P0C1 pin in input mode					
				1		Sets P0C1 pin in output mode					
							Sets in	out/output mode of port			
			0			Sets P0C2 pin in input mode					
			1			Sets P0C2 pin	in output mode				
		L					Sets in	out/output mode of port			
		0				Sets P0C3 pin	Sets P0C3 pin in input mode				
		1				Sets P0C3 pin	in output mode				
	Power-ON reset	0	0	0	0						
At reset	WDT&SP reset	0	0	0	0						
₹	CE reset		Reta	ined	<u>, </u>	7					
Clo	Clock stop Retained				d						

(4) Port 1D bit I/O selection register

	Name	FI	ag s	ymb	ol	Address	Read/Write				
		Ьз	b ₂	b ₁	bo						
Po	rt 1D bit I/O selection	Р	Р	Р	Р	(BANK15)	R/W				
		1	1	1	1	6CH					
		D	D	D	D						
		В	В	В	В						
		3	2	0	0						
			<u> </u>	<u> </u>	Ť						
					-			out/output mode of port			
					0		Sets P1D0 pin in input mode				
					1	Sets P1D0 pin	Sets P1D0 pin in output mode				
							Sets in	out/output mode of port			
						Sets P1D1 pin	Sets P1D1 pin in input mode				
				1		Sets P1D1 pin in output mode					
					_		Sets in	out/output mode of port			
			О) - -		Sets P1D2 pin in input mode					
			1			Sets P1D2 pin	in output mode				
					_		Sets in	out/output mode of port			
		0				Sets P1D3 pin	in input mode				
		1	1			Sets P1D3 pin	in output mode				
	Power-ON reset	О	О	0	0	1					
At reset	WDT&SP reset	0			0						
¥	CE reset		Reta	aine	<u></u>						
Clo	ock stop		Reta	ine	d						

(5) Port 2A bit I/O selection register

	Name	FI	ag s	ymb	ool	Address	Read/Write	
		bз	b ₂	b ₁	bo			
Ро	rt 2A bit I/O selection	0	Р	Р	Р	(BANK15)	R/W	
			2	2	2	6BH		
			A	Α	Α_			
			B	В	В			
			0	0	0			
			2	1	0			
			Т					
					_		Sets in	put/output mode of port
					0	Sets P2A0 pin	in input mode	
					1	Sets P2A0 pin	in output mode	
							Sets in	put/output mode of port
				0		Sets P2A1 pin	in input mode	
				1		Sets P2A1 pin	in output mode	
					-		Sets in	put/output mode of port
			0			Sets P2A2 pin	in input mode	
			1			Sets P2A2 pin	in output mode	
					_	Fixed to "0"		
					_	1 1/100 10 0		
_{tr}	Power-ON reset	0	0	0	0			
At reset	WDT&SP reset		0	0	0			
	CE reset		Re	tain	ed			
Clo	ock stop	<u> </u>	Re	tain	ed			

(6) Port 2B bit I/O selection register

	Name	FI	ag s	ymt	ool	Address	Read/Write				
		Ьз	b ₂	b ₁	bo						
Ро	rt 2B bit I/O selection	Р	Р	Р	Р	(BANK15)	R/W				
		2	2	2	2	6AH					
		В	В	В	В						
		B .	B	B .	B .						
		0	0	0	0						
		3	2	1	0						
		Ť	<u> </u>	<u> </u>	Ť						
					_			put/output mode of port			
					-	Sets P2B0 pin in input mode					
		0			1	Sets P2B0 pin in output mode					
					-		Sets in	put/output mode of port			
						Sets P2B1 pin in input mode					
				1		Sets P2B1 pin in output mode					
			L		_	Sets input/output mode of port					
			0			Sets P2B2 pin in input mode					
			1			Sets P2B2 pin	in output mode				
					_		Sets in	put/output mode of port			
		0	1			Sets P2B3 pin	in input mode				
		1				Sets P2B3 pin	in output mode				
	Power-ON reset	0	0	0	0						
At reset	WDT&SP reset		0	-	0						
¥	CE reset		Reta	i	<u> </u>	-					
CIC	ock stop		Reta	ine	d						

(7) Port 2C bit I/O selection register

	Name	FI	ag s	ymb	ool	Address	Read/Write					
		Ьз	b ₂	b₁	bo							
Ро	rt 2C bit I/O selection	Р	Р	Р	Р	(BANK15)	R/W					
		2	2	2	2	69H						
		С	С	С	С							
		В	В	В	В							
		0	0	0	0							
		3	2	1	0							
		\perp	Ŧ	T	T							
							Sets inc	out/output mode of port				
					0	Sets P2C0 pin	in input mode					
					1	Sets P2C0 pin in output mode						
					, -		Sets inp	out/output mode of port				
				0		Sets P2C1 pin	in input mode					
				1		Sets P2C1 pin in output mode						
			L		-		Sets inp	out/output mode of port				
			О			Sets P2C2 pin	Sets P2C2 pin in input mode					
			1			Sets P2C2 pin	in output mode					
					-		Sets inp	out/output mode of port				
		О	1			Sets P2C3 pin	in input mode					
		1					in output mode					
		_	·		:							
je j	Power-ON reset	0		0	-							
At reset	WDT&SP reset	0	0	0	0							
⋖	CE reset		Reta	inec	t							
Clo	ock stop		Reta	inec	t							

(8) Port 2D bit I/O selection register

	Name	Flag symbol		ool	Address	Read/Write			
		Ьз	b2	b₁	b₀				
Ро	rt 2D bit I/O selection	0	Р	Р	Р	(BANK15)	R/W		
			2	2	2	68H			
			D	D	D				
			B	B	B				
			0	0	0				
			2	1	0				
			Ŧ		Ť				
							Sats in	put/output mode of port	
					0	Sets P2D0 pin		pul/output mode of port	
					-	•	-		
	11		Sets P2D0 pin	in output mode					
			Sets input/output mode of port						
				Sets P2D1 pin	Sets P2D1 pin in input mode				
				1		Sets P2D1 pin	in output mode		
					_		Sets in	put/output mode of port	
	0		Sets P2D2 pin in input mode						
	1			Sets P2D2 pin in output mode					
			Fixed to "0"						
	Power-ON reset	0		0	0				
At reset	WDT&SP reset	Ť		0	-				
At r	CE reset		_	tain					
Cid	Clock stop Retained								

(9) Group I/O selection register (ports 3A, 3B, 3C, 3D)

	Name	Flag symbol		Address	Read/Write			
		Ьз	b ₂	b ₁	bo			
Gr	oup I/O selection	Р	Р	Р	Р	(BANK15)	R/W	
		3	3	3	3	67H		
		D	С	В	Α			
		G	G	G	G			
		1	ı	1	ı			
		0	0	0	0			
					<u>_</u>		Sets in	put/output mode of port
					0	Sets P3A0 thro	ough P3A3 pins	in input mode
					1	Sets P3A0 thro	ough P3A3 pins	in output mode
		Sets input/output mode of port						
			Sets P3B0 thro	ough P3B3 pins	in input mode			
				Sets P3B0 thro	ough P3B3 pins	in output mode		
				Sets in	put/output mode of port			
0		Sets P3C0 thro	ough P3C3 pins	in input mode				
		Sets P3C0 through P3C3 pins in output mode						
			Sets input/output mode of port					
0		Sets P3D0 through P3D3 pins in input mode						
1			Sets P3D0 through P3D3 pins in output mode					
П	Power-ON reset	О	0	0	0			
At reset	WDT&SP reset	0	0		0			
*	CE reset		Reta	ine	, ,			
Clock stop			Reta	ine	<u> </u>			

11.2.4 When using I/O port as input port

The port pin to be set in the input mode is selected by the I/O selection register corresponding to the port. Ports P0A, P0B, P0C, P1D, P2A, P2B, P2C, and P2D can be set in the input or output mode in 1-bit units. P3A, P3B, P3C, and P3D can be set in the input or output mode in 4-bit units.

The pin set in the input mode is floated (Hi-Z) and waits for input of an external signal.

The input data is read by executing a read instruction (such as SKT) to the port register corresponding to the port pin.

"1" is read from the port register when a high level is input to the corresponding port pin; when a low level is input to the port pin, "0" is read from the register.

When a write instruction (such as MOV) is executed to the port register corresponding to the pin set in the input mode, the contents of the output latch are rewritten.

11.2.5 When using I/O port as output port

The port pin to be set in the output mode is selected by the I/O selection register corresponding to the port. Ports P0A, P0B, P0C, P1D, P2A, P2B, P2C, and P2D can be set in the input or output mode in 1-bit units. P3A, P3B, P3C, and P3D can be set in the input or output mode in 4-bit units.

The pin set in the output mode outputs the contents of the output latch.

The output data is set by executing a write instruction (such as MOV) to the port register corresponding to the port pin.

Write "1" to the port register to output a high level to the port pin; write "0" to output a low level. The port pin can be also floated (Hi-Z) if it is set in the input mode.

If a read instruction (such as SKT) is executed to the port register corresponding to a port pin set in the output mode, the contents of the output latch are read.

Note, however, that the contents of the output latch of the P0A3 and P0A2 pins may differ from the read contents because the status of these pins are read as are (refer to 11.2.6).

11.2.6 Cautions on using I/O port (P0A3 and P0A2 pins)

When using the P0A3 and P0A2 pins in the output mode, the contents of the output latch may be rewritten as shown in the example below.

Example To set the P0A3 and P0A2 pins in the output mode

```
BANK15
INITFLG P0ABI03, P0ABI02, NOT P0ABI01, NOT P0ABI00 ; Sets P0A3 and P0A2 pins in output mode
INITFLG P0A3, P0A2, NOT P0A1, NOT P0A0 ; Outputs high level to P0A3 and P0A2 pins

; <1>
CLR1 P0A3 ; Outputs low level to P0A3 pin
MACRO EXTEND
AND .MF.P0A3 SHR 4, #.DF.(NOT P0A3 AND 0FH)
```

If the P0A2 pin is externally made low when the instruction in the above example <1> is executed, the contents of the output latch of the P0A2 pin are rewritten to "0" by the CLR1 instruction. In other words, if an instruction that reads the contents of port register P0A is executed while the P0A3 or P0A2 pin is set in the output mode, the contents of the output latch are rewritten to the pin level at that time, regardless of the previous status.

11.2.7 Status of I/O port at reset

(1) At power-ON reset

All the I/O ports are set in the input mode.

The contents of the output latch are reset to "0".

(2) At WDT&SP reset

All the I/O ports are set in the input mode.

The contents of the output latch are reset to "0".

(3) At CE reset

The setting of the input or output mode is retained. The contents of the output latch are also retained.

(4) On execution of clock stop instruction

The setting of the input or output mode is retained. The contents of the output latch are also retained.

(5) In halt status


The previous status is retained.

11.3 General-Purpose Input Port (P0D, P1A, P1C)

11.3.1 Configuration of input port


The following paragraphs (1) and (2) show the configuration of the input port.

(1) POD (POD3, POD2, POD1, POD0)



Note This is an internal signal output on execution of the clock stop instruction, and its circuit is designed not to increase the current consumption due to noise even if the pin is floated.

(2) P1A (P1A3, P1A2, P1A1, P1A0) P1C (P1C3, P1C2, P1C1, P1C0)



Note This is an internal signal output on execution of the clock stop instruction, and its circuit is designed not to increase the current consumption due to noise even if the pin is floated. (Except P1A3, P1A2, P1A0)

11.3.2 Using input port

The input data is read by executing a read instruction (such as SKT) to the port register corresponding to the port pin.

"1" is read from the port register when a high level is input to the corresponding port pin; when a low level is input to the port pin, "0" is read from the register.

Nothing is affected even if a write instruction (such as MOV) is executed to the port register.

P0D has a pull-down resistor that can be connected or disconnected by software in 1-bit units. The pull-down resistor is connected when "0" is written to the corresponding bit of the port 0D pull-down resistor selection register. When "1" is written to the corresponding bit of this register, the pull-down resistor is disconnected.

11.3.3 Port 0D pull-down resistor selection register

The port 0D pull-down resistor selection register specifies whether a pull-down resistor is connected to P0D3 through P0D0 pins. The configuration and function of this register are illustrated below.

· Port 0D pull-down resistor selection register

Name	Flag symbol		ool	Address	Read/Write		
	Ьз	b ₂	b ₁	b₀			
Port 0D pull-down resistor	Р	Р	Р	Р	(BANK15)	R/W	
selection	0	0	0	0	66H		
	D	D	D	D			
	Р	Р	Р	Р			
	L	L	L	L			
	D 3	D 2	D 1	0			
	<u> </u>	1	i i	 			
							1
				-			ll-down resistor of P0D0 pin
				0		down resistor to	·
				1	Disconnects p	ull-down resistor	from P0D0 pin
				-		Selects pul	ll-down resistor of P0D1 pin
			0	1	Connects pull-	down resistor to	P0D1 pin
			Disconnects p	ull-down resistor	from P0D1 pin		
						Selects pul	ll-down resistor of P0D2 pin
0		Connects pull-	down resistor to	P0D2 pin			
		1	1 ! !		Disconnects p	ull-down resistor	from P0D2 pin
						Selects pul	ll-down resistor of P0D3 pin
					Connects pull-	down resistor to	P0D3 pin
	1				Disconnects p	ull-down resistor	from P0D3 pin
Power-ON reset	О	0	0	0			
WDT&SP reset	0	0	0	0			
₹ CE reset		Reta	ine	<u>, </u>			
Clock stop		Reta	inec	t			

11.3.4 Status of input port at reset

(1) At power-ON reset

All the input ports are set in the input mode.

All the pull-down resistors of P0D are connected.

(2) At WDT&SP reset

All the input ports are set in the input mode.

All the pull-down resistors of P0D are connected.

(3) At CE reset

The input ports are set in the input mode.

The pull-down resistors of P0D retain the previous status.

(4) On execution of clock stop instruction

The input ports are set in the input mode.

The pull-down resistors of P0D retain the previous status.

(5) In halt status


The previous status is retained.

11.4 General-Purpose Output Port (P1B)

11.4.1 Configuration of output port

The configuration of the output port is shown below.

(1) P1B (P1B3, P1B2, P1B1, P1B0)



11.4.2 Using output port

The output port outputs the contents of the output latch to each pin.

The output data is set by executing a write instruction (such as MOV) to the port register corresponding to the port pin.

Write "1" to the port register to output a high level to the port pin; write "0" to output a low level.

However, because P1B is an N-ch open-drain output port, it is floated when it outputs a high level. Therefore, an external pull-up resistor must be connected to this port.

If a read instruction (such as SKT) is executed to the port register, the contents of the output latch are read.

11.4.3 Status of output port at reset

(1) At power-ON reset

The contents of the output latch are output.

The contents of the output latch are reset to "0".

(2) At WDT&SP reset

The contents of the output latch are output.

The contents of the output latch are reset to "0".

(3) At CE reset

The contents of the output latch are output.

The contents of the output latch are retained.

(4) On execution of clock stop instruction

The contents of the output latch are output.

The contents of the output latch are retained.

(5) In halt status

The contents of the output latch are output.

The contents of the output latch are retained.

12. INTERRUPT

12.1 Outline of Interrupt Block

Figure 12-1 outlines the interrupt block.

As shown in the figure, the interrupt block temporarily stops the currently executed program and branches execution to a vector address in response to an interrupt request output by a peripheral hardware unit.

The interrupt block consists of an "interrupt request servicing block" corresponding to each peripheral hardware unit, "interrupt enable flip-flop" that enables all interrupts, "stack pointer" that is controlled when an interrupt is accepted, "address stack registers", "program counter", and "interrupt stack".

The "interrupt control block" of each peripheral hardware unit consists of an "interrupt request flag (IRQ×××)" that detects the corresponding interrupt request, "interrupt enable flag (IP×××)" that enables the interrupt, and "vector address generator (VAG)" that specifies a vector address when the interrupt is accepted.

The μ PD17709 has the following 12 types of maskable interrupts.

- · CE pin falling edge interrupt
- INT0 through INT4 interrupts
- · Timer 0 through timer 3 interrupts
- · Serial interface 0 and serial interface 1 interrupts

When an interrupt is accepted, execution branches to a predetermined address, and the interrupt is serviced.




Figure 12-1. Outline of Interrupt Block

12.2 Interrupt Control Block

An interrupt control block is provided for each peripheral hardware unit. This block detects issuance of an interrupt request, enables the interrupt, and generates a vector address when the interrupt is accepted.

12.2.1 Configuration and function of interrupt request flag (IRQ×××)

Each interrupt request flag is set to 1 when an interrupt request is issued by the corresponding peripheral hardware unit, and is reset to 0 when the interrupt is accepted.

Writing the interrupt request flag to "1" via a window register is equivalent to issuance of the interrupt request.

By detecting the interrupt request flag when an interrupt is not enabled, issuance status of each interrupt request can be detected.

Once the interrupt request flag has been set, it is not reset until the corresponding interrupt is accepted, or until "0" is written to the flag via a window register.

Even if two or more interrupt requests are issued at the same time, the interrupt request flag corresponding to the interrupt that has not been accepted is not reset.

Figures 12-2 through 12-13 show the configuration and function of the respective interrupt request registers.

Address Read/Write Name Flag symbol bз b2 bı bο Serial interface 1 0 0 34H R/W -1 R interrupt request Q s 0 1 Indicates interrupt request issuance status of serial interface 1 Interrupt request not issued Interrupt request issued Fixed to "0" Power-ON reset 0 0 0 0 WDT&SP reset 0 ₹ CE reset R Clock stop

Figure 12-2. Configuration of Serial Interface 1 Interrupt Request Register


R: Retained

Read/Write Name Flag symbol Address b_2 Ьı Ьo Serial interface 0 0 | 1 35H R/W R interrupt request Q S 0 0 Indicates interrupt request issuance status of serial interface 0 0 Interrupt request not issued Interrupt request issued Fixed to "0" Power-ON reset 0 0 0 0 WDT&SP reset 0 ¦ R CE reset R Clock stop

Figure 12-3. Configuration of Serial Interface 0 Interrupt Request Register

R: Retained

Figure 12-4. Configuration of Timer 3 Interrupt Request Register



R: Retained


120

Name Flag symbol Address Read/Write b₂ b₁ b₀ 0 0 Timer 2 37H R/W R interrupt request Q Т М Indicates interrupt request issuance status of timer 2 0 Interrupt request not issued Interrupt request issued Fixed to "0" Power-ON reset 0 0 0 0 WDT&SP reset ¦ o Ŧ CE reset Clock stop i R

Figure 12-5. Configuration of Timer 2 Interrupt Request Register

R: Retained

Figure 12-6. Configuration of Timer 1 Interrupt Request Register



R: Retained

Name Flag symbol Address Read/Write b3 b2 b₁ b₀ Timer 0 0 39H R/W interrupt request R Q М 0 Indicates interrupt request issuance status of timer 0 Interrupt request not issued Interrupt request issued Fixed to "0" 0 0 0 0 Power-ON reset At reset 0 WDT&SP reset R CE reset Clock stop R

Figure 12-7. Configuration of Timer 0 Interrupt Request Register

R: Retained

Read/Write Name Flag symbol Address b3 | b2 b₁ bо INT4 pin 1 0 | 1 зан R/W Ν R interrupt request Т Q 4 4 Indicates interrupt request issuance status of INT4 pin Interrupt request not issued Interrupt request issued Fixed to "0" Detects status of INT4 pin 0 Low level is input 1 High level is input U 0 0 0 Power-ON reset At reset 0 WDT&SP reset U CE reset U R R Clock stop υİ

Figure 12-8. Configuration of INT4 Pin Interrupt Request Register

U: Undefined, R: Retained

Address Read/Write Name Flag symbol bз b₂ b₁ b₀ INT3 pin 0 0 звн R/W R interrupt request Ν Т Q 3 3 Indicates interrupt request issuance status of INT3 pin 0 Interrupt request not issued Interrupt request issued Fixed to "0" Detects status of INT3 pin 0 Low level is input 1 High level is input Power-ON reset U | 0 | 0 | 0 At reset WDT&SP reset U 0 U CE reset R U R Clock stop

Figure 12-9. Configuration of INT3 Pin Interrupt Request Register

U: Undefined, R: Retained

Name Flag symbol Address Read/Write Ьз b_2 **b**₁ **b**₀ INT2 pin зсн R/W 1 0 0 | 1 Ν R interrupt request Т Q 2 2 Indicates interrupt request issuance status of INT2 pin 0 Interrupt request not issued Interrupt request issued Fixed to "0" Detects status of INT2 pin Low level is input 0 1 High level is input Power-ON reset U 0 0 0 At reset WDT&SP reset υ¦ 0 CE reset υ¦ i R υi R Clock stop

Figure 12-10. Configuration of INT2 Pin Interrupt Request Register

U: Undefined, R: Retained

Name Flag symbol Address Read/Write b₃ | b₂ | b₁ bо INT1 pin 0 | 0 -1 3DH R/W Ν R interrupt request Т Q 1 1 Indicates interrupt request issuance status of INT1 pin Interrupt request not issued Interrupt request issued Fixed to "0" Detects status of INT1 pin 0 Low level is input 1 High level is input Power-ON reset U 0 0 0 At reset WDT&SP reset CE reset R υį R Clock stop

Figure 12-11. Configuration of INT1 Pin Interrupt Request Register

U: Undefined, R: Retained

Address Read/Write Name Flag symbol **b**₃ **b**₂ **b**₁ **b**₀ INT0 pin 0 зЕН R/W interrupt request Ν R Т Q 0 0 Indicates interrupt request issuance status of INTO pin 0 Interrupt request not issued Interrupt request issued Fixed to "0" Detects status of INT0 pin 0 Low level is input 1 High level is input Power-ON reset U | 0 | 0 | 0 WDT&SP reset U 0 ¥ CE reset U R υİ R Clock stop

Figure 12-12. Configuration of INTO Pin Interrupt Request Register

U: Undefined, R: Retained

Name Flag symbol Address Read/Write b3 | b2 | b1 | b0 3FH R/W CE pin C 0 C | I Е E R interrupt request C : Q С Т Е s Т Т Indicates interrupt request issuance status of CE pin 0 Interrupt request not issued Interrupt request issued Detects status of CE reset counter 0 Stops 1 | Operates Fixed to "0" Detects status of CE pin 0 Low level is input 1 High level is input U 0 0 0 Power-ON reset U 0 WDT&SP reset 0 ¥ U 0 ; R CE reset Clock stop 0

Figure 12-13. Configuration of CE Pin Interrupt Request Register

U: Undefined, R: Retained

12.2.2 Function and configuration of interrupt request flag (IP×××)

Each interrupt request flag enables the interrupt of the corresponding peripheral hardware unit. In order for an interrupt to be accepted, all the following conditions must be satisfied.

- · The interrupt must be enabled by the corresponding interrupt request flag.
- · The interrupt request must be issued by the corresponding interrupt request flag.
- · The EI instruction (which enables all interrupts) must be executed.

The interrupt enable flags are located on the interrupt enable register on the register file. Figures 12-14 through 12-16 show the configuration and function of each interrupt enable register.

Address Read/Write Name Flag symbol bз b2 b₁ b₀ 1 2DH R/W Interrupt enable 1 Р P
ightharpoonup PР s S T T -1 M : M 0 0 3 | 2 1 0 Enables or disables timer 2 interrupt 0 Disables Enables Enables or disables timer 3 interrupt 0 Disables 1 Enables Enables or disables serial interface 0 interrupt Disables 1 Enables Enables or disables serial interface 1 interrupt 0 Disables 1 Enables 0 0 0 Power-ON reset

Figure 12-14. Configuration of Interrupt Enable Register 1

0 :

Retained

Retained

0 0 0

WDT&SP reset

CE reset

Clock stop

₹

Read/Write Name Flag symbol Address b3 b2 b1 b0 Interrupt enable 2 1. 2EH R/W Р Т 4 Т 3 M | M 1 0 Enables or disables INT3 pin interrupt 0 Disables Enables Enables or disables INT4 pin interrupt 0 Disables 1 Enables Enables or disables timer 0 interrupt 0 Disables [1] Enables Enables or disables timer 1 interrupt 0 | Disables Enables Power-ON reset 0 0 0 0 At reset 0 0 0 0 WDT&SP reset CE reset Retained Clock stop Retained

Figure 12-15. Configuration of Interrupt Enable Register 2

Name Address Read/Write Flag symbol b3 b2 b₁ b₀ Interrupt enable 3 2FH R/W $P \mid P$ Р 2 | 1 0 ; С Е Enables or disables CE pin interrupt 0 Disables Enables Enables or disables INT0 pin interrupt 0 Disables 1 Enables Enables or disables INT1 pin interrupt Disables 1 Enables Enables or disables INT2 pin interrupt 0 Disables 1 Enables 0 0 0 0 Power-ON reset At reset 0 0 0 0 WDT&SP reset Retained CE reset Clock stop Retained

Figure 12-16. Configuration of Interrupt Enable Register 3

12.2.3 Vector address generator (VAG)

The vector address generator generates a branch address (vector address) of the program memory corresponding to an interrupt source that has been accepted from the corresponding peripheral hardware.

Table 12-1 shows the vector addresses of the respective interrupt sources.

Table 12-1. Interrupt Sources and Vector Addresses

Interrupt Source	Vector Address
Falling edge of CE pin	00CH
INTO pin	00BH
INT1 pin	00AH
INT2 pin	009H
INT3 pin	008H
INT4 pin	007H
Timer 0	006H
Timer 1	005H
Timer 2	004H
Timer 3	003H
Serial interface 0	002H
Serial interface 1	001H

12.3 Interrupt Stack Register

12.3.1 Configuration and function of interrupt stack register

Figure 12-17 shows the configuration of the interrupt stack register.

The interrupt stack register saves the contents of the following system registers (except the address register (AR)) when an interrupt is accepted.

- · Window register (WR)
- · Bank register (BANK)
- · Index register (IX)
- · General pointer (RP)
- · Program status word (PSWORD)

When an interrupt is accepted and the contents of the above system registers are saved to the interrupt stack, the contents of the above system registers, except the window register, are reset to "0".

The interrupt stack can save the contents of the above system registers at up to four levels.

Therefore, interrupts can be nested up to four levels.

The contents of the interrupt stack register are restored to the system registers when the interrupt return (RETI) instruction is executed.

The contents of the interrupt stack register are undefined at power-ON reset.

The previous contents are retained at CE reset and on execution of the clock stop instruction.

Interrupt stack register (INTSK) Interrupt stack pointer of Name Window Bank Index Index Index Pointer Pointer Status system register stack stack stack H stack M stack L stack H stack L stack WRSK BANKSK IXHSK IXHSK IXHSK **RPHSK RPLSK PSWSK** Bit Address Bit b3 b2 b1 b0 b3 b2 b1 b0 b3 b2 b1 b0 b3 b2 b1 b0 b3 b2 b1 b0 b3 b2 b1 b0 b3 b2 b1 b0 b₂ b₁ bo s s s οн Undefined Υ Υ Υ s s s NTSK1 1H s s s NTSK2 2Н Р Р Р 2 1 зн N T S K 3 NTSK4 4H 5H Undefined

Figure 12-17. Configuration of Interrupt Stack Register

12.3.2 Interrupt stack pointer of system register

The interrupt stack pointer of the system register detects the nesting level of interrupts. The interrupt stack pointer can be only read and cannot be written.

The configuration and function of the interrupt stack pointer are illustrated below.

Name	Flag symbol		ol	Address	Read/Write		
	bз	b ₂	b ₁	bo			
Interrupt stack pointer of	0	s	ŝ	ŝ	08H	R	
system registers		Y	!	!			
		s	s	s			
		R	R	R			
		s	s	s			
		Р	Р	Р			
		2	1	0			
				╛.			
				-	[Detects level of i	nterrupt stack of system registers
		0	0	0	Use prohibited		
0 0		0	1	4 levels (INTS	K1)		
0 1 0		0	3 levels (INTS	K2)			
0 1 1			2 levels (INTSK3)				
1 0 0		1 level (INTSK	(4)				
1 0 1		0 level					
-		Fixed to "0"					
					_		
Power-ON reset	0	1	0	1			
© WDT&SP reset		1	0	1			
CE reset		1	0	1			

Clock stop

Retained

12.3.3 Interrupt stack operation

Figure 12-8 shows the operation of the interrupt stack.

When nested interrupts exceeding four levels are accepted, since the contents saved first are discarded they therefore must be saved by the program.

Figure 12-18. Operation of Interrupt Stack (1/2)

(a) Where interrupt nesting level is 4 or less





Figure 12-18. Operation of Interrupt Stack (2/2)

(b) Where interrupt nesting level is 5 or more



Caution The system is reset when an interrupt of level 5 is accepted.

However, the ISPRES flag, which resets the non-maskable interrupt if the interrupt stack overflows or underflows, must be set to "1". This flag is "1" after system reset, and can then be written only once.

12.4 Stack Pointer, Address Stack Registers, and Program Counter

The address stack registers save a return address when execution returns from an interrupt routine.

The stack pointer specifies the address of an address stack register.

When an interrupt is accepted, the value of the stack pointer is decremented by one, and the value of the program counter at that time is saved to an address stack register specified by the stack pointer.

Next, the interrupt routine is executed. When the interrupt return (RETI) instruction is executed after that, the contents of an address stack register specified by the stack pointer are restored to the program counter, and the value of the stack pointer is incremented by one.

For further information, also refer to 3. ADDRESS STACK (ASK).

12.5 Interrupt Enable Flip-Flop (INTE)

The interrupt enable flip-flop enables or disables the 12 types of maskable interrupts.

When this flip-flop is set, all the interrupts are enabled. When it is reset, all the interrupts are disabled.

This flip-flop is set or reset by dedicated instructions EI (to set) and DI (to reset).

The EI instruction sets this flip-flop when the instruction next to EI is executed, and the DI instruction resets the flip-flop while it is being executed.

When an interrupt is accepted, this flip-flop is automatically reset.

This flip-flop is also reset at power-ON reset, at a reset by the RESET pin, at a watchdog timer, overflow or underflow of the stack, and at CE reset. The flip-flop retains the previous status on execution of the clock stop instruction.

12.6 Accepting Interrupt

12.6.1 Accepting interrupt and priority

The following operations are performed before an interrupt is accepted.

- (1) Each peripheral hardware unit outputs an interrupt request signal to the corresponding interrupt request block if a given interrupt condition (for example, input of the falling signal to the INTO pin) is satisfied.
- (2) When each interrupt request block accepts an interrupt request signal from the corresponding peripheral hardware unit, it sets the corresponding interrupt request flag (for example, IRQ0 flag if it is the INT0 pin that has issued the interrupt request) to "1".
- (3) The interrupt enable flag corresponding to each interrupt request flag (for example, IPO flag if the interrupt request flag is IRQ0) is set to "1" when each interrupt request flag is set to "1", and each interrupt request block outputs "1".
- (4) The signal output by the interrupt request block is ORed with the output of the interrupt enable flip-flop, and an interrupt accept signal is output.
 - This interrupt enable flip-flop is set to "1" by the EI instruction, and reset to "0" by the DI instruction. If "1" is output by each interrupt request processing block while the interrupt enable flip-flop is set to "1", the interrupt is accepted.

As shown in Figure 12-1, the output of the interrupt enable flip-flop is input to each interrupt request block via an AND circuit when an interrupt is accepted.

The signal input to each interrupt request block causes the interrupt request flag corresponding to each interrupt request flag to be reset to "0" and the vector address corresponding to each interrupt to be output.

If the interrupt request block outputs "1" at this time, the interrupt accept signal is not transferred to the next stage. If two or more interrupt requests are issued at the same time, therefore, the interrupts are accepted according to the priority shown in Table 12-2.

Unless the interrupt request enable flag is set to "1", the corresponding interrupt is not accepted.

Therefore, by resetting the interrupt enable flag to "0", the interrupt with a high hardware priority can be disabled.

Table 12-2. Interrupt Priority

Interrupt Source Driority

Interrupt Source	Priority
Falling edge of CE pin	1
INT0 pin	2
INT1 pin	3
INT2 pin	4
INT3 pin	5
INT4 pin	6
Timer 0	7
Timer 1	8
Timer 2	9
Timer 3	10
Serial interface 0	11
Serial interface 1	12

12.6.2 Timing chart when interrupt is accepted

The timing charts in Figure 12-19 illustrate the operations performed when an interrupt or interrupts are accepted.

Figure 12-19 (1) is the timing chart when one interrupt is accepted.

(a) in (1) is the timing chart where the interrupt request flag is set to "1" after all the others, and (b) is the timing chart where the interrupt enable flag is set to "1" after all the others.

In either case, the interrupt is accepted when the interrupt request flag, interrupt enable-flip flop, and interrupt enable flag all have been set to "1".

If the flag or flip-flop that has been set last is set in the first instruction cycle of the "MOVT DBF, @AR" instruction or by an instruction that satisfies a given skip condition, the interrupt is accepted in the second instruction cycle of the "MOVT DBF, @AR" instruction or after the instruction that is skipped (this instruction is treated as NOP) has been executed.

The interrupt enable flip-flop is set in the instruction cycle next to that in which the EI instruction is executed. Therefore, the interrupt is accepted after the instruction next to the EI instruction has been executed even when the interrupt request flag is set in the execution cycle of the EI instruction.

(2) in Figure 12-19 is the timing chart where two or more interrupts are used.


When two or more interrupts are used, the interrupts are accepted according to the hardware priority if all the interrupt enable flags are set. However, the hardware priority can be changed by setting the interrupt enable flags by the program.

"Instruction cycle" shown in Figure 12-19 is a special cycle in which the interrupt request flag is reset, a vector address is specified, and the contents of the program counter are saved after an interrupt has been accepted. It takes 1.78 µs, which is equivalent to one instruction execution time, to be completed.

For details, refer to 12.7 Operation after Interrupt Has Been Accepted.

Figure 12-19. Timing Charts When Interrupt Is Accepted (1/3)

- (1) When one interrupt (e.g., rising of INTO pin) is used
 - (a) If there is no interrupt mask time by the interrupt flag (IP $\times\times\times$)
 - <1> If a normal instruction which is not "MOVT" or an instruction that satisfies a skip condition is executed when interrupt is accepted



<2> If "MOVT" or an instruction that satisfies a skip condition is executed when interrupt is accepted





Figure 12-19. Timing Charts When Interrupt Is Accepted (2/3)

(b) If interrupt is kept pending by the interrupt enable flag



(2) If two or more interrupts (e.g., INTO pin and INT1 pin) are used

(a) Hardware priority





Figure 12-19. Timing Charts When Interrupt Is Accepted (3/3)

(b) Software priority



12.7 Operations after Interrupt Has Been Accepted

When an interrupt is accepted, the following operations are sequentially performed automatically.

- (1) The interrupt enable flip-flop and the interrupt request flag corresponding to the accepted interrupt request are reset to "0". As a result, the other interrupts are disabled.
- (2) The contents of the stack pointer are decremented by one.
- (3) The contents of the program counter are saved to an address stack register specified by the stack pointer. At this time, the contents of the program counter are the program memory address after the address at which the interrupt has been accepted.
 - For example, if a branch instruction is executed when the interrupt has been accepted, the contents of the program counter are the branch destination address. If a subroutine call instruction is executed, the contents of the program counter are the call destination address. If the skip condition of a skip instruction is satisfied, the next instruction is executed as NOP and then the interrupt is accepted. Consequently, the contents of the program counter are the address after that of the instruction that is skipped.
- (4) The contents of the system registers (except the address register) are saved to the interrupt stack.
- (5) The contents of the vector address generator corresponding to the interrupt that has been accepted are transferred to the program counter. In other words, execution branches to the interrupt routine.

The operations (1) through (5) above require the time of one special instruction cycle (1.78 μ s) in which normal instruction execution is not performed.

This instruction cycle is called an "interrupt cycle".

In other words, the time of one instruction cycle (1.78 μ s) is required after an interrupt has been accepted until execution branches to the corresponding vector address.

12.8 Returning from Interrupt Routine

The interrupt return (RETI) instruction is used to return from an interrupt routine to the processing during which an interrupt was accepted.

When the RETI instruction is executed, the following operations are sequentially performed automatically.

- (1) The contents of an address stack register specified by the stack pointer are restored to the program counter.
- (2) The contents of the interrupt stack are restored to the system registers.
- (3) The contents of the stack pointer are incremented by one.

The operations (1) through (3) above require one instruction cycle (1.78 μ s) in which the RETI instruction is executed.

The only difference between the RETI instruction and the RET and RETSK instructions, which are subroutine return instructions, is the restoration of the bank register and index register in step (2) above.

12.9 External Interrupts (CE and INT0 through INT4 pins)

12.9.1 Outline of external interrupts

Figure 19-20 outlines the external interrupts.

As shown in the figure, external interrupt requests are issued at the rising or falling edges of signals input to the INT0 through INT4 pins, and at the falling edge of the CE pin.

Whether an interrupt request is issued at the rising or falling edge of an INT pin is independently specified by the program.

The INT0 through INT4 and CE pins are Schmitt trigger input pins to prevent malfunctioning due to noise. These pins do not accept a pulse input of less than 100 ns.




Figure 12-20. Outline of External Interrupts


144

12.9.2 Edge detection block

The edge detection block specifies the valid edge (rising or falling edge) of an input signal that issues the interrupt request of INT0 to INT4 pins, by using an interrupt edge selection register.

Figure 12-21 shows the configuration and function of the interrupt edge selection register.

Figure 12-21. Configuration of Interrupt Edge Selection Register (1/2)



Caution The external input delays about 100 ns.




Figure 12-21. Configuration of Interrupt Edge Selection Register (2/2)

Caution The external input is delayed about 100 ns.

Note that an interrupt request signal may be issued at the time when the interrupt request issuance edge is switched by the interrupt edge selection flags (IEG0 through IEG4).

As indicated in the table 12-3, for example, if the IEG0 flag is set to "1" (falling edge), the high level is input from the INT0 pin and the IEG0 flag is reset to "0", the edge detection circuit judges that the rising edge is input and an interrupt request is issued.

Table 12-3. Issuance of Interrupt Request by Changing IEG Flag

Changes in IEG0 through IEG4 Flags	Status of INT0 through INT4 Pins	Issuance of Interrupt Request	Status of Interrupt Request Flag
1 → 0	Low level	Not issued	Retains previous status
(Falling) (Rising)	High level	Issued	Set to "1"
0 → 1	Low level	Issued	Set to "1"
(Rising) (Falling)	High level	Not issued	Retains previous status

12.9.3 Interrupt control block

The signal levels that are input to the INT0 through INT4 pins can be detected by using the INT0 through INT4 flags.

Because these flags are reset independently of interrupts, when the interrupt function is not used the INT0 through INT2 pins can be used as a 3-bit input port, and P1A2/INT3 and P1A3/INT4 pins can be used as a 2-bit general-purpose input port.

If the interrupts are not enabled, these ports can be used as general-purpose port pins whose rising or falling edge can be detected by reading the corresponding interrupt request flags.

At this time, however, the interrupt request flags are not automatically reset and must be reset by the program. For further information, also refer to 12.2.1 Configuration and function of Interrupt request flag (IRQ×××).

12.10 Internal Interrupts

The following six internal interrupts are available.

- Timer 0
- Timer 1
- Timer 2
- Timer 3
- Serial interface 0
- · Serial interface 1

12.10.1 Timer 0, timer 1, timer 2, and timer 3 interrupts

Interrupt requests are issued at fixed intervals.

For details, refer to 13. TIMER.

12.10.2 Serial interface 0 and serial interface 1 interrupts

Interrupt requests can be issued at the end of a serial output or serial input operation.

For details, refer to 16. SERIAL INTERFACE.

13. TIMERS

Timers are used to manage the program execution time.

13.1 Outline of Timers

Figure 13-1 outlines the timers.

The following five timers are available.

- · Basic timer 0
- Timer 0
- Timer 1
- Timer 2
- Timer 3

Basic timer 0 detects the status of a flip-flop that is set at fixed time intervals in software.


Timers 0 through 3 are modulo timers and can use interrupts.

Basic timer 0 can also be used to detect a power failure. Timer 3 is multiplexed with the D/A converter.


The clock of each timer is created by dividing the system clock (4.5 MHz).

Figure 13-1. Outline of Timers (1/2)

(1) Basic timer 0



(2) Timer 0



(3) Timer 1






Figure 13-1. Outline of Timers (2/2)

(4) Timer 2



(5) Timer 3



13.2 Basic Timer 0

13.2.1 Outline of basic timer 0

Figure 13-2 outlines basic timer 0.

Basic timer 0 is used as a timer by detecting in software the BTM0CY flag that is set at fixed intervals (100, 50, 20, or 10 ms).


If the BTM0CY flag is read first after power-ON reset, "0" is always read. After that, the flag is set to "1" at fixed intervals.

If the CE pin goes high, CE reset is effected in synchronization with the timing at which the BTM0CY flag is set next.

Therefore, a power failure can be detected by reading the content of the BTM0CY flag at system reset (power-ON reset or CE reset).

For the details of power failure detection, refer to 21. RESET.

Figure 13-2. Outline of Basic Timer 0




- Remarks 1. BTM0CK1 and BTM0CK0 (bits 1 and 0 of basic timer 0 clock selection register: refer to Figure 13-3) set the time intervals at which the BTM0CY flag is set.
 - 2. BTM0CY (bit 0 of basic timer 0 carry register: refer to Figure 13-4) detects the status of the flip-flop.

13.2.2 Clock selection block

The clock selection block divides the system clock (4.5 MHz) and sets the time interval at which the BTM0CY flag is to be set, by using the BTM0CK0 and BTM0CK1 flags.

Figure 13-3 shows the configuration of the basic timer 0 clock selection register.

Figure 13-3. Configuration of Basic Timer 0 Clock Selection Register



13.2.3 Flip-flop and BTM0CY flag

The flip-flop is set at fixed intervals and its status is detected by the BTM0CY flag of the basic timer 0 carry register.

When the BTM0CY flag is read, it is reset to "0" (Read & Reset).

The BTM0CY flag is "0" at power-ON reset, and is "1" at CE reset and on execution of the clock stop instruction. Therefore, this flag can be used to detect a power failure.

The BTM0CY flag is not set after power application until an instruction that reads it is executed. Once the read instruction has been executed, the flag is set at fixed intervals.

Figure 13-4 shows the configuration of the basic timer 0 carry register.

Flag symbol Address Read/Write Name bз b_2 b₁ b₀ Basic timer 0 carry В 17H R & Reset Т М 0 С Υ Detects status of flip-flop 0 Flip-flop is not set Flip-flop is set Fixed to "0" Power-ON reset 0 0 0 0 WDT&SP reset ¥ CE reset 1 Clock stop

Figure 13-4. Configuration of Basic Timer 0 Carry Register

R: Retained

13.2.4 Example of using basic timer 0

An example of a program using basic timer 0 is shown below.

This program executes processing A every 1 second.

Example

CLR2 BTM0CK1, BTM0CK0 ; Sets BTM0CY flag setting pulse to 10 Hz (100 ms) MOV M1, #0 LOOP: SKT1 BTM0CY ; Branches to NEXT if BTM0CY flag is "0" BR NEXT ADD M1, #1 ; Adds 1 to M1 ; Executes processing A if M1 is "10" (1 second has elapsed) SKE M1, #0AH NEXT BR MOV M1, #0 Processing A NEXT:

Processing B ; Executes processing B and branches to LOOP

BR LOOP

13.2.5 Errors of basic timer 0

Errors of basic timer 0 include an error due to the detection time of the BTM0CY flag, and an error that occurs when the time interval at which the BTM0CY flag is to be set is changed.

The following paragraphs (1) and (2) describe each error.

(1) Error due to detection time of BTM0CY flag

The time to detect the BTM0CY flag must be shorter than the time at which the BTM0CY flag is set (refer to 13.2.6 Notes on using basic timer 0).


Where the time interval at which the BTM0CY flag is detected is to HECK and the time interval at which the flag is set is tset (100, 50, 20, or 10 ms), to HECK and tset must relate as follows.

tcheck < tset

At this time, the error of the timer when the BTM0CY flag is detected is as follows, as shown in Figure 13-5.

0 < Error < tset

Figure 13-5. Error of Basic Timer 0 due to Detection Time of BTM0CY Flag



As shown in Figure 13-5, the timer is updated because BTM0CY flag is "1" when it is detected in step

When the flag is detected next in step <3>, it is "0". Therefore, the timer is not updated until the flag is detected again in <4>.

This means that the timer is extended by the time of tchecks.

(2) Error when time interval to set BTM0CY flag is changed

The BTM0CK1 and BTM0CK0 flags set the time of the BTM0CY flag.

As described in 13.2.2, four types of timer time-setting pulses can be selected: 10 Hz, 20 Hz, 50 Hz, and 100 Hz.

At this time, these four pulses operate independently. If the timer time-setting pulse is changed by using the BTM0CK1 and BTM0CK0 flags, an error occurs as described in the example below.

Example

; <1>
INTIFLG NOT BTM0CK1, NOT BTM0CK0; Sets BTM0CY flag setting pulse to 10 Hz (100 ms)

Processing A

; <2>
INITFLG BTM0CK1, NOT BTM0CK0 ; Sets BTM0CY flag setting pulse to 50 Hz (20 ms)

Processing A

; <3>
INITFLG NOT BTM0CK1, NOT BTM0CK0 ; Sets BTM0CY flag setting pulse to 10 Hz (100 ms)

At this time, the BTM0CY flag setting pulse is changed as shown in Figure 13-6.




Figure 13-6. Changing BTM0CY Flag Setting Pulse

As shown in Figure 13-6, if the BTM0CY flag setting time is changed and the new pulse falls, the BTM0CY flag retains the previous status (<2> in the figure). If the new pulse rises, however, the BTM0CY flag is set to "1" (<3> in the figure).

Although changing the pulse setting between 10 Hz (100 ms) and 50 Hz (20 ms) is described in this example, the same applies to changing the pulse in respect to 20 Hz (50 ms) and 100 Hz (10 ms).


Therefore, as shown in Figure 13-7, the error of the time until the BTM0CY flag is first set after the BTM0CY flag setting time has been changed is as follows:

-tset < Error < tcheck

tset: new setting time of BTM0CY flag tcheck: time to detect BTM0CY flag

Phase differences are provided among the internal pules of 10, 20, 50, and 100 Hz. Because these phase differences are shorter than the newly set pulse time, they are included in the above error.

Figure 13-7. Timer Error When BTM0CY Flag Setting Time Is Changed from A to B




13.2.6 Cautions on using basic timer 0

(1) BTM0CY flag detection time interval

Keep the time to detect the BTM0CY flag shorter than the time at which the BTM0CY flag is set. This is because, if the time of processing B is longer than the time interval at which the BTM0CY flag is set as shown in Figure 13-8, setting of the BTM0CY flag is overlooked.

Figure 13-8. BTM0CY Flag Detection and BTM0CY Flag



(2) Timer updating processing time and BTM0CY flag detection time interval

As described in (1) above, time interval tset at which the BTM0CY flag is detected must be shorter than the time for which to set the BTM0CY flag.

At this time, even if the time interval at which the BTM0CY flag is detected is short, if the updating processing time of the timer is long the processing of the timer may not be executed normally at CE reset. Therefore, the following condition must be satisfied.

tcheck + ttimer < tset


 $\begin{tabular}{llll} tcheck: time to detect BTM0CY flag \\ ttimer: timer updating processing time \\ tset: time to set BTM0CY flag \\ \end{tabular}$

An example is given below.

Example Example of timer updating processing and BTM0CY flag detection time interval

```
START:
     CLR2
            BTM0CK1, BTM0CK0 ; Sets BTM0CY flag setting pulse to 10 Hz (100 ms)
BTIMER:
     : <1>
     SKT1
             BTM0CY
                                  ; Updates timer if BTM0CY flag is "1"
     BR
            AAA
      Timer updating
     BR
            BTIMER
AAA:
       Processing A
     BR
            BTIMER
```

The timing chart of the above program is shown below.



(3) Compensating basic timer 0 carry at CE reset

Next, an example of compensating the timer at CE reset is described below.

As shown in the example below, the timer must be compensated at CE reset "if the BTM0CY flag is used for power failure detection and if the BTM0CY flag is used for a watch timer".

The BTM0CY flag is reset (to 0) first on power application (power-ON reset), and is disabled from being set until it is read once by the "PEEK" instruction.

If the CE pin goes high, CE reset is effected in synchronization with the rising edge of the BTM0CY flag setting pulse. At this time, the BTM0CY flag is set (to 1) and the timer is started.

By detecting the status of the BTM0CY flag at system reset (power-ON reset or CE reset), therefore, it can be identified whether a power-ON reset or CE reset has been effected (power failure detection). That is, power-ON reset has been effected if the flag is "0", and CE reset has been effected if it is "1".

At this time, the watch timer must continue operating even if CE reset has been effected.

However, because the BTM0CY flag is reset to 0 when it is read to detect a power failure, the set status (1) of the BTM0CY flag is overlooked once. If the delay function of CE reset is used, the value set to the CE reset timer carry counter (control register address 06H) is overlooked.

Consequently, the watch timer must be updated if CE reset is identified by means of power failure detection.

For the details of power failure detection, refer to 21. RESET.

Example Example of compensating timer at CE reset (to detect power failure and update watch timer using BTM0CY flag)




Figure 13-9 shows the timing chart of the above program.




Figure 13-9. Timing Chart

As shown in Figure 13-9, the program is started from address 0000H because the internal 10-Hz pulse rises when supply voltage V_{DD} is first applied.

When the BTM0CY flag is detected at point A, it is judged that the BTM0CY flag is reset (to 0) and that a power failure (power-ON reset) has occurred because the power has just been applied.

Therefore, "processing C" is executed, and the BTM0CY flag setting pulse is set to 100 ms.

Because the content of the BTM0CY flag is read once at point A, the BTM0CY flag will be set to 1 every 100 ms.

Next, even if the CE pin goes low at point B and high at point C, the program counts up the watch timer while executing "processing B", unless the clock stop instruction is executed.

At point C, because the CE pin goes high, CE reset is effected at point D at which the BTM0CY flag setting pulse rises next time, and the program is started from address 0000H.

When the BTM0CY flag is detected at point E at this time, it is set to 1. Therefore, this is judged to be a back up (CE reset).

As is evident from the above figure, unless the watch is updated by 100 ms at point E, the watch is delayed by 100 ms each time CE reset is effected.

If processing A takes longer than 100 ms when a power failure is detected at point E, the setting of the BTM0CY flag is overlooked two times. Therefore, processing A must be completed within 100 ms.

The above description also applies when the BTM0CY flag setting pulse is set to 50, 20, or 10 ms.

Therefore, the BTM0CY flag must be detected for power failure detection within the BTM0CY flag setting time after the program has been started from address 0000H.

(4) If BTM0CY flag is detected at the same time as CE reset


As described in (3) above, CE reset is effected as soon as the BTM0CY flag is set to 1.

If the instruction that reads the BTM0CY flag happens to be executed at the same time as CE reset at this time, the BTM0CY flag reading instruction takes precedence.

Therefore, if the next setting the BTM0CY flag (rising of BTM0CY flag setting pulse) after the CE pin has gone high coincides with execution of the BTM0CY flag reading instruction, CE reset is effected at "the next timing at which the BTM0CY flag is set".

This operation is illustrated in Figure 13-10.

Figure 13-10. Operation When CE Reset Coincides with BTM0CY Flag Reading Instruction



Consequently, if the BTM0CY flag detection time interval coincides with the BTM0CY flag setting time in a program that cyclically detects the BTM0CY flag, CE reset is never effected.

Therefore, the following point must be noted.

Because one instruction cycle is 1.78 μ s (1/562.5 kHz), a program that detects the BTM0CY flag once, say, every 1125 instructions, reads the BTM0CY flag every 1.78 μ s × 1125 = 2 ms.

Because the timer time setting pulse is 100 ms at this time, if setting and detection of the BTM0CY flag coincide once, CE reset is never effected.

Therefore, do not create a cyclic program that satisfies the following condition.

$$\frac{t_{\text{SET}} \times 1125}{X} = n \text{ (n: natural number)}$$

$$t_{\text{SET}} : B \text{ TM0CY flag setting time}$$

$$X : Cycle X \text{ step of instruction that reads BTM0CY flag}$$

An example of a program that satisfies the above condition is shown below. Do not create such a program.

Example

Because the BTM0CY flag reading instruction in <1> is repeatedly executed every 1125 instruction in this example, CE reset is not effected if the BTM0CY flag happens to be set at the timing of instruction in <1>.

13.3 Timer 0

13.3.1 Outline of timer 0

Figure 13-11 shows the outline of timer 0.

The timer 0 is used as timer (modulo mode) by comparing the count value with the previously set value after the basic clock (100 kHz, 10 kHz, 2 kHz, and 1 kHz) has counted by the 8-bit counter.

The pulse width of the signal input from the TM0G pin can be measured (external gate counter).




Figure 13-11. Outlines Timer 0

- Remarks 1. TM0CK1 and TM0CK0 (bits 1 and 0 of timer 0 counter clock selection register: refer to Figure 13-13) set a basic clock frequency.
 - 2. TM0MD (bit 0 of timer 0 mode selection register: refer to **Figure 13-14**) selects the modulo counter and gate counter.
 - **3.** TM0GOEG (bit 1 of timer 0 mode selection register: refer to **Figure 13-14**) sets the open edge of an external gate.
 - **4.** TM0GCEG (bit 2 of timer 0 mode selection register: refer to **Figure 13-14**) sets the close edge of an external gate.
 - 5. TM0OVF (bit 3 of timer 0 mode selection register: refer to **Figure 13-14**) detects an overflow of timer 0 counter.
 - **6.** TM0RES (bit 2 of timer 0 counter clock selection register: refer to **Figure 13-13**) resets timer 0 counter.

13.3.2 Clock selection, start/stop control, and gate control blocks

Figure 13-12 shows the configuration of these blocks.

The clock selection block selects a basic clock to operate timer 0 counter.

Four types of basic clocks can be selected by using the TM0CK1 and TM0CK0 flags.

Figure 13-13 shows the configuration and function of each flag.


The start/stop block controls the TM0MD flag and open/close signal from the gate control block, and starts or stops the basic clock to be input to timer 0 counter by the TM0EN flag.

The gate control block sets the opening or closing conditions of the gate.

It sets whether the gate is opened or closed by a rising or falling of the input signal, by using the TM0GOEG and TM0GCEG flags. This block also issues an interrupt request when the closing condition of the gate is detected.

Figure 13-14 shows the configuration and function of each flag.

Figure 13-12. Configuration of Clock Selection, Start/Stop Control, and Gate Control Blocks



Name Flag symbol Address Read/Write b₂ b₁ b₀ Т $\mathsf{T} \mid \mathsf{T}$ Timer 0 counter 2BH R/W clock selection M M M M 0 0 0 0 EIRI CIC NE κ¦κ s 1 0 Sets basic clock of timer 0 counter 0 | 0 100 kHz (10 μs) 0 | 1 10 kHz (100 μ s) 1 0 $2 \text{ kHz} (500 \,\mu\text{s})$ 1 | 1 1 kHz (1 ms) Resets timer 0 counter 0 Does not change 1 Resets counter Starts or stops timer 0 0 Stops 1 Starts Power-ON reset 0 0 0 0 WDT&SP reset 0 0 0 0 ¥ CE reset Retained 0 0 0 0 Clock stop

Figure 13-13. Configuration of Timer 0 Counter Clock Selection Register

Caution When the TMORES flag is read, 0 is always read.

13.3.3 Count block

The count block counts the basic clock with an 8-bit timer 0 counter, reads the count value, and issues an interrupt request if the value of the timer 0 modulo register coincides with its value.

Timer 0 counter can be reset by the TM0RES flag.

The TM0OVF flag can detect an overflow of the counter. When an overflow occurs, an interrupt request can be issued.

The value of the timer 0 counter can be read via data buffer.


The value of the timer 0 modulo register can be written or read via data buffer.

Figure 13-14 shows the configuration of the timer 0 mode selection register.

Figure 13-15 shows the configuration of the timer 0 counter.

Figure 13-16 shows the configuration of the timer 0 modulo register.

Figure 13-14. Configuration of Timer 0 Mode Selection Register






Figure 13-15. Configuration of Timer 0 Counter




Figure 13-16. Configuration of Timer 0 Modulo Register

13.3.4 Example of using timer 0

(1) Modulo counter mode

The modulo counter mode is used for time management by generating timer 0 interrupt at fixed intervals. An example of a program is shown below.

This program executes processing B every 500 μs .

TMODATA	DAT	0032H	; MODULO DATA = 50
START:	BR; Interrupt NOP NOP NOP NOP NOP NOP NOP NOP NOP NOP	INITIAL vector address INT_TM0	; Reset address ; SIO1 ; SIO0 ; TM3 ; TM2 ; TM1 ; TM0 ; INT4 ; INT3 ; INT2 ; INT1 ; INT0 ; Down edge of CE
INITIAL:	INITFLG; CLR1 MOV MOV PUT SET1 EI SET1		A SHR 4) AND 0FH
LOOP:	Processing A		
INT_TMO:	Process EI	LOOP	; Timer 0 interrupt service
	RETI		; Return

(2) Gate counter mode

The gate counter mode is used to count the width of a pulse input to the TM0G pin.

An example of a program is shown below.

In this program example, the width of the pulse input to the TM0G pin is counted from the falling edge to the falling edge.

If the pulse width is 800 to 1200 μ s, processing C is executed; otherwise, processing B is executed. If the pulse width is 2560 μ s or more, processing D is executed.

TM0800 TM01200	DAT DAT	0050Н 0078Н	; Count data = 80 ; Count data = 120
START:	BR; Interrupt NOP NOP NOP NOP NOP NOP NOP NOP NOP NOP	INITIAL vector address INT_TM0	; Reset address ; SIO1 ; SIO0 ; TM3 ; TM2 ; TM1 ; TM0 ; INT4 ; INT3 ; INT2 ; INT1 ; INT0 ; Down edge of CE
INITIAL:	INITFLG; INITFLG; SET1 SET1 EI	(Stop) , (Rese TM0GCEG , TM0	is, NOT TM0CK1, NOT TM0CK0 t), (Basic clock = 10 μs) GOEG, TM0MD ng open), (Gate counter) ; START ; Enables timer 0 interrupt
LOOP:	Process	ing A	
INT_TM0:	PUT GET INITFLG SKT1 BR Process	DBFSTK, DBF DBF, TM0C TM0EN, TM0RES TM0OVF AAA ing D EI_RETI	; Saves data buffer ; Detects overflow status (2560 μ s or more?)
AAA:	SUB SUBC SKF1 BR SUB	DBF0, #TM0800 AND DBF1, #TM0800 SHR CY BBB DBF0, #TM01200 AN	4 AND 0FH ; 800 μs or more?

SUBC DBF1, #TM01200 SHR4 AND 0FH

SKT1 CY ; 1200 μ s or more?

BR **BBB**

Processing C

BR EI RETI

BBB:

Processing B

EI_RETI:

GET DBF, DBFSTK ; Restores data buffer

ΕI

RETI ; Return

END

13.3.5 Error of timer 0

Timer 0 has an error of up to 1 basic clock in the following cases.

(1) On starting/stopping counter

The counter is started or stopped by ANDing the open/close condition of the gate and TM0EN flag setting condition.

Therefore, an error of 0 to +1 clocks occurs when the gate is opened or the TM0EN flag is set, and an error of -1 to 0 clocks occurs when the gate is closed or the flag is reset.

In all, an error of ± 1 count occurs.

(2) On resetting counter operation

An error of 0 to +1 clocks occurs when the counter is reset.

(3) On selecting basic clock during counter operation

An error of 0 to +1 clocks of the newly selected clock occurs.

13.3.6 Cautions on using timer 0

Timer 0 interrupt may occur simultaneously with the other timer interrupts and CE reset. If it is necessary to update the timer at CE reset, do not use timer 0, use basic timer 0 instead.


13.4 Timer 1

13.4.1 Outline of timer 1

Figure 13-17 outlines timer 1.

Timer 1 counts the basic clock (100, 10, 2, or 1 kHz) with an 8-bit counter, and compares the count value with a value set in advance.

Figure 13-17. Outline of Timer 1



- Remarks 1. TM1CK1 and TM1CK0 (bits 1 and 0 of timer 1 counter clock selection register: refer to **Figure 13-18**) set the basic clock frequency.
 - 2. TM1EN (bit 3 of timer 1 counter clock selection register: refer to Figure 13-18) starts or stops timer 1.
 - 3. TM1RES (bit 2 of timer 1 counter clock selection register: refer to **Figure 13-18**) resets timer 1 counter.

13.4.2 Clock selection and start/stop control blocks

The clock selection block selects a basic clock to operate timer 1 counter.

Four types of basic clocks can be selected by using the TM1CK1 and TM1CK0 flags.

The start/stop block starts or stops the basic clock input to timer 1 by using the TM1EN flag.

Figure 13-18 shows the configuration and function of each flag.

13.4.3 Count block

The count block counts the basic clock with timer 1 counter, reads the count value, and issues an interrupt request when its count value coincides with the value of the timer 1 modulo register.

The timer 1 counter can be reset by the TM1RES flag.

The timer 1 counter is automatically reset when its value coincides with the value of the timer 1 modulo register.

The value of the timer 1 counter can be read via data buffer.

Data can be written to the value of the timer 1 modulo register via data buffer.

Figure 13-18 shows the configuration of timer 1 counter clock selection register.

Figure 13-19 shows the configuration of the timer 1 counter.

Figure 13-20 shows the configuration of the timer 1 modulo register.

Name Flag symbol Address Read/Write bз b2 b₁ b₀ Timer 1 counter clock selection T
ightharpoonup TTIT 2AH R/W M M M M 1 1 ERCC NEKKK S 1 0 Sets basic clock of timer 1 counter 0 0 100 kHz (10 μs) 0 | 1 10 kHz (100 μs) 1 | 0 2 kHz (500 μs) 1 kHz (1 ms) Resets timer 1 counter (valid on writing) 0 Does not change Resets counter Starts or stops timer 1 0 Stops 1 | Starts Power-On reset 0 0 0 0 WDT&SP reset 0 0 0 0 ¥ CE reset Retained 0 0 0 0 Clock stop

Figure 13-18. Configuration of Timer 1 Counter Clock Selection Register

Caution When the TM1RES flag is read, 0 is always read.




Figure 13-19. Configuration of Timer 1 Counter




Figure 13-20. Configuration of Timer 1 Modulo Register

13.4.4 Example of using timer 1

(1) Modulo timer

The modulo timer is used for time management by generating timer 1 interrupt at fixed intervals. An example of a program is shown below.

This program executes processing B every 500 μs .

TM1DATA	DAT	0032H	; Count data = 50
START:	BR; Interrupt NOP NOP NOP NOP NOP NOP NOP NOP NOP NOP	INITIAL vector address INT_TM1	; Reset address ; SIO1 ; SIO0 ; TM3 ; TM2 ; TM1 ; TM0 ; INT4 ; INT3 ; INT2 ; INT1 ; INT0 ; Down edge of CE
INITIAL:	INITFLG; MOV MOV PUT SET1 SET1 EI	NOT TM1EN, TM1RES, NOT TM1CK1, NOT TM1CK0 (Stop) , (Reset) , (Basic clock = 10 μs) DBF0, #TM1DATA DBF1, #TM1DATA SHR4 AND 0FH TM1, DBF TM1EN ; START IPTM1 ; Enables timer 1 interrupt	
LOOP:	Processi	ing A	
	BR	LOOP	
INT_TM1:	PUT Processi GET EI RETI	DBFSTK, DBF	; Saves data buffer ; Return
END			

13.4.5 Error of timer 1

Timer 1 has an error of up to 1 basic clock in the following cases.

(1) On starting/stopping counter

The counter is started or stopped by setting the TM1EN flag.

Therefore, an error of 0 to +1 clocks occurs when the TM1EN flag is set, and an error of -1 to 0 clocks occurs when the flag is reset.

In all, an error of ±1 count occurs.

(2) On resetting counter operation

An error of 0 to +1 clocks occurs when the counter is reset.

(3) On selecting basic clock during counter operation

An error of 0 to +1 clocks of the newly selected clock occurs.

13.4.6 Cautions on using timer 1

Timer 1 interrupt may occur simultaneously with the other timer interrupts and CE reset. If it is necessary to update the timer at CE reset, do not use timer 1, use basic timer 0 instead.


13.5 Timer 2

13.5.1 Outline of timer 2

Figure 13-21 outlines timer 2.

Timer 2 counts the basic clock (100, 10, 2, or 1 kHz) with an 8-bit counter, and compares the count value with a value set in advance.

Figure 13-21. Outline of Timer 2



- Remarks 1. TM2CK1 and TM2CK0 (bits 1 and 0 of timer 2 counter clock selection register: refer to Figure 13-22) set the basic clock frequency.
 - 2. TM2EN (bit 3 of timer 2 counter clock selection register: refer to Figure 13-22) starts or stops timer 2.
 - 3. TM2RES (bit 2 of timer 2 counter clock selection register: refer to **Figure 13-22**) resets timer 2 counter.

13.5.2 Clock selection and start/stop control blocks

The clock selection block selects a basic clock to operate timer 2 counter.

Four types of basic clocks can be selected by using the TM2CK1 and TM2CK0 flags.

The start/stop block starts or stops the basic clock input to timer 2 by using the TM2EN flag.

Figure 13-22 shows the configuration and function of each flag.

13.5.3 Count block

The count block counts the basic clock with timer 2 counter, reads the count value, and issues an interrupt request when its count value coincides with the value of the timer 2 modulo register.

The timer 2 counter can be reset by the TM2RES flag.

The timer 2 counter is automatically reset when its value coincides with the value of the timer 2 modulo register.

The value of the timer 2 counter can be read via data buffer.

Data can be written to the value of the timer 2 modulo register via data buffer.

Figure 13-22 shows the configuration of timer 2 counter clock selection register.

Figure 13-23 shows the configuration of the timer 2 counter.

Figure 13-24 shows the configuration of the timer 2 modulo register.

Name Flag symbol Address Read/Write b₃ | b₂ | b₁ | b₀ R/W Timer 2 counter clock selection | T | T 29H TIT M M M M 2 | 2 2 RCC Ε NEKK s 1 0 Sets basic clock of timer 2 counter 100 kHz (10 μs) 0 0 0 | 1 10 kHz (100 μ s) 1 0 2 kHz (500 μs) 1 | 1 1 kHz (1 ms) Resets timer 2 counter (valid on writing) 0 Does not change 1 Resets counter Starts or stops timer 2 0 Stops 1 Starts Power-ON reset 0 0 0 0 WDT&SP reset 0 0 0 0 ₹ CE reset Retained Clock stop 0 0 0 0

Figure 13-22. Configuration of Timer 2 Counter Clock Selection Register

Caution When the TM2RES flag is read, 0 is always read.




Figure 13-23. Configuration of Timer 2 Counter




Figure 13-24. Configuration of Timer 2 Modulo Register

13.5.4 Example of using timer 2

(1) Modulo timer

The modulo timer is used for time management by generating a timer 2 interrupt at fixed intervals. An example of a program is shown below.

This program executes processing B every 500 μs .

TM2DATA	DAT	0032H	; Count data = 50
START:	BR; Interrupt NOP NOP NOP BR NOP NOP NOP NOP NOP NOP	INITIAL vector address INT_TM2	; Reset address ; SIO1 ; SIO0 ; TM3 ; TM2 ; TM1 ; TM0 ; INT4 ; INT3 ; INT2 ; INT1 ; INT0 ; Down edge of CE
INITIAL:	INITFLG; MOV MOV PUT SET1 SET1 EI	NOT TM2EN, TM2RI (Stop) , (Rese DBF0, #TM2DATA DBF1, #TM2DATA S TM2, DBF TM2EN IPTM2	
LOOP:	Processing A BR LOOP		
INT_TM2:	PUT INITFLG Process GET EI RETI	DBFSTK, DBF TM2EN, TM2RES sing B DBF, DBFSTK	; Saves data buffer ; Resets and starts ; Return
END			

13.5.5 Error of timer 2

Timer 2 has an error of up to 1 basic clock in the following cases.

(1) On starting/stopping counter

The counter is started or stopped by setting the TM2EN flag.

Therefore, an error of 0 to ± 1 clocks occurs when the TM2EN flag is set, and an error of ± 1 to 0 clocks occurs when the flag is reset.

In all, an error of ±1 count occurs.

(2) On resetting counter operation

An error of 0 to +1 clocks occurs when the counter is reset.

(3) On selecting basic clock during counter operation

An error of 0 to ± 1 clocks of the newly selected clock occurs.

13.5.6 Cautions on using timer 2

Timer 2 interrupt may occur simultaneously with the other timer interrupts and CE reset. If it is necessary to update the timer at CE reset, do not use timer 2, use basic timer 0 instead.

13.6 Timer 3

13.6.1 Outline of timer 3

Figure 13-25 outlines timer 3.

Timer 3 counts the basic clock (1.125 MHz or 112.5 kHz selectable) with an 8-bit counter Note, and compares the count value with a value set in advance.

Because timer 3 is multiplexed with a D/A converter, all the three D/A converter pins are automatically set in the general-purpose port mode when timer 3 is used.

Note A 9-bit or 8-bit counter can be selected for the D/A converter, but the 8-bit counter is automatically selected when the timer function is selected.





Figure 13-25. Outline of Timer 3

- **Remarks 1.** PWMCK (bit 0 of PWM clock selection register: refer to **Figure 13-26**) selects the output frequency of timer 3.
 - 2. TM3SEL (bit 3 of timer 3 control register: refer to Figure 13-27) selects timer 3 or D/A converter.
 - 3. TM3EN (bit 1 of timer 3 control register: refer to **Figure 13-27**) starts or stops counting by timer 3
 - 4. TM3RES (bit 0 of timer 3 control register: refer to **Figure 13-27**) controls resetting of timer 3 counter.

13.6.2 Clock selection block

The clock of timer 3 is selected by the PWMCK flag of the PWM clock selection register. Figure 13-26 shows the configuration of the flag.

Figure 13-26. Configuration of PWM Clock Selection Register




R:Retained

13.6.3 Start/stop control block

The start/stop block starts or stops the basic clock to be input to timer 3 counter by using the TM3EN flag. To control timer 3, timer 3 must be selected by the TM3SEL flag.

Figure 13-27 shows the configuration of each flag.

Figure 13-27. Configuration of Timer 3 Control Register



188

13.6.4 Count block

The count block counts the basic clock with timer 3 and issues an interrupt request when the count value of timer 3 coincides with the value of the timer 3 modulo register.

Timer 3 counter can be reset by the TM3RES flag.

Because the PWM data register 2 (PWMR2) and timer 3 modulo register (TM3M) are multiplexed, these registers cannot be used at the same time.

When timer 3 is used, the PWM data register 1 (PWMR1) and PWM data register 0 (PWMR0) can be used as 9-bit data latches (refer to 15. D/A CONVERTER (PWM mode)).




Figure 13-28. Configuration of Timer 3 Modulo Register

Note This register is multiplexed with the PWM data register.

13.6.5 Example of using timer 3

An example of a program using timer 3 (multiplexed with PWM) is given below. This program executes processing B every 888 μ s.

```
TM3DATA
            DAT
                      0064H
                                          ; Count data = 100
START:
            BR
                      INITIAL
                                          ; Reset address
            ; Interrupt vector address
            NOP
                                          : SIO1
            NOP
                                           ; SIO0
                      INT_TM3
                                           ; TM3
            BR
            NOP
                                           ; TM2
            NOP
                                           ; TM1
            NOP
                                           ; TMO
            NOP
                                           ; INT4
            NOP
                                           ; INT3
            NOP
                                           : INT2
            NOP
                                           ; INT1
            NOP
                                           ; INTO
            NOP
                                           ; Down edge of CE
INITIAL:
            INITFLG
                        NOT PWMSEL2
                                           NOT PWMSEL1
                                                               NOT PWMSEL0
                      (General-purpose port), (General-purpose port), (General-purpose port)
            INITFLG
                      NOT PWMBIT, PWMCK
                          8BIT
                                  ), (440 Hz)
                                   , NOT TM3EN, TM3RES
            INITFLG
                          TM3SEL
                      (Timer 3 mode),
                                        (Stop) , (Reset)
            MOV
                      DBF0, #TM3DATA
            MOV
                      DBF1, #TM3DATA SHR4 AND 0FH
            PUT
                      TM3M, DBF
            SET1
                      TM3EN
                                          ; START
            SET1
                      IPTM3
                                          ; Enables timer 3 interrupt
            ΕI
LOOP:
              Processing A
            BR
                      LOOP
INT_TM3:
            PUT
                      DBFSTK, DBF
                                          ; Saves data buffer
              Processing B
            GET
                      DBF, DBFSTK
            ΕI
            RETI
                                          ; Return
```

END

13.6.6 Error of timer 3

Timer 3 has an error of up to 1 basic clock in the following cases.

(1) On starting/stopping counter

The counter is started or stopped by setting the TM3EN flag.

Therefore, an error of 0 to ± 1 clocks occurs when the TM3EN flag is set, and an error of ± 1 to 0 clocks occurs when the flag is reset.

In all, an error of ±1 count occurs.

(2) On resetting counter operation

An error of 0 to +1 clocks occurs when the counter is reset.

(3) On selecting basic clock during counter operation

An error of 0 to +1 clocks of the newly selected clock occurs.

13.6.7 Cautions on using timer 3

Timer 3 interrupt may occur simultaneously with the other timer interrupts and CE reset. If it is necessary to update the timer at CE reset, do not use timer 3, use basic timer 0 instead.

When timer 3 is used, the three output port pins multiplexed with the D/A converter pins, P1B2/PWM2 through P1B0/PWM0, are automatically set in the general-purpose output port mode.

13.6.8 Status at reset

(1) At power-ON reset

The P1B2/PWM2 through P1B0/PWM0 pins are set in the general-purpose output port mode.

The output value is "low level".

The value of each PWM data register (including the timer 3 modulo register) is "1FFH".

(2) At WDT&SP reset

The P1B2/PWM2 through P1B0/PWM0 pins are set in the general-purpose output port mode.

The output value is "low level".

The value of each PWM data register (including the timer 3 modulo register) is "1FFH".

(3) On execution of clock stop instruction

The P1B2/PWM2 through P1B0/PWM0 pins are set in the general-purpose output port mode.

The output value is the "previous contents of the output latch".

The value of each PWM data register (including the timer 3 modulo register) is "1FFH".

(4) At CE reset

The previous status is retained.

That is, if the D/A converter is being used, the PWM output is retained as is. If timer 3 is being used, counting continues.

While timer 3 is being used, the DI status is set (in which all interrupts are disabled).

(5) In halt status

The previous status is retained.

That is, if the D/A converter is being used, the PWM output is retained as is. If timer 3 is being used, counting continues.

14. A/D CONVERTER

14.1 Outline of A/D Converter

Figure 14-1 outlines the A/D converter.

The A/D converter converts an analog voltage input to the AD5 to AD0 pins into an 8-bit digital signal.

Two modes can be selected by using the ADCMD flag: software mode and hardware mode.

In the software mode, a voltage input to a pin is compared with an internal reference voltage, and the result of the comparison is detected by the ADCCMP flag. By judging this result in software and by sequentially selecting reference voltages, the A/D converter can be used as a successive approximation A/D converter.

In the hardware mode, reference voltages are automatically selected, and the input voltage is directly detected as 8-bit digital data.




Figure 14-1. Outline of A/D Converter

- Remarks 1. ADCCH2 through ADCCH0 (bits 2 through 0 of A/D converter channel selection register: refer to Figure 14-3) select pins used for the A/D converter.
 - 2. ADCCMP (bit 0 of A/D converter mode selection register: refer to **Figure 14-5**) detects the result of comparison.
 - **3.** ADCSTT (bit 1 of A/D converter mode selection register: refer to **Figure 14-5**) detects the operating status.
 - 4. ADCMD (bit 2 of A/D converter mode selection register: refer to **Figure 14-5**) selects software or hardware mode.

14.2 Input Selection Block

Figure 14-2 shows the configuration of the input selection block.

The input selection block selects a pin to be used by using the ADCCH2 through ADCCH0 flags. Only one pin can be used for the A/D converter. When one of the P0D0/AD0 through P0D3/AD3, P1C2/AD4, and P1C3/AD5 pins is selected, the other five pins are forcibly set in the input port mode.

The P0D0/AD0 through P0D3/AD3 pins can be connected to a pull-down resistor if so specified by the P0DPL0 through P0DPLD3 flags. To use the P0D0/AD0 through P0D3/AD3 pins for the A/D converter, therefore, disconnect their pull-down resistors to correctly detect an external input analog voltage.

Figure 14-3 shows the configuration of the A/D converter channel selection register.




Figure 14-2. Configuration of Input Selection Block

Clock stop

Name Flag symbol Address Read/Write b₃ | b₂ | b₁ | b₀ A/D converter channel selection 0 ¦ A 24H R/W | A | A D D D С | C | C С icic $H \downarrow H \downarrow H$ 2 | 1 | 0 Selects pin used for A/D converter 0 0 0 A/D converter not used (general-purpose input port) 0 0 1 P0D0/AD0 pin 1 1 0 P0D1/AD1 pin 0 1 1 P0D2/AD2 pin 1 0 0 P0D3/AD3 pin 1 0 1 P1C2/AD4 pin 1 1 1 0 P1C3/AD5 pin 1 | 1 | 1 Setting prohibited Fixed to "0" Power-ON reset 0 0 0 0 WDT&SP reset 0 0 0 ¥ CE reset Retained

Figure 14-3. Configuration of A/D Converter Channel Selection Register

Retained

14.3 Compare Voltage Generation and Compare Blocks

Figure 14-4 shows the configuration of the compare voltage generation block and compare block.

The compare voltage generation block switches a tap decoder according to the 8-bit data set to the A/D converter reference voltage setting register and generates 256 different of compare voltages VADCREF.

In other words, this block is an R-string D/A converter.

The supply voltage to this R-string D/A converter is the same as the supply voltage VDD of the device.

The compare block compares voltage VADCIN input from a pin with compare voltage VADCINEF.

Comparison can be made in two modes, software mode and hardware mode, which can be selected by the ADCMD flag.

In the software mode, a compare voltage is set to the A/D converter reference voltage setting register by software, and one set compare voltage is compared with the input voltage, and the result of the comparison is detected by the ADCCMP flag.

In the hardware mode, once comparison has been started, the hardware automatically changes the value of the A/D converter reference voltage setting register. On completion of the comparison, the value of the A/D converter reference voltage setting register is read and is loaded as an 8-bit data.

Figures 14-5 and 14-6 show the configuration of each flag and A/D converter reference voltage setting register.




Figure 14-4. Configuration of Compare Voltage Generation and Compare Blocks

Name Flag symbol Address Read/Write b₃ | b₂ | b₁ | b₀ AAA 25H R/W 0 | A A/D converter mode selection D D D С CIC М sc D Т і М T ! P Detects result of comparison by A/D converter 0 VADCIN < VADCREF 1 VADCIN > VADCREF Detects operating status of A/D converter in hardware mode 0 End of conversion 1 Conversion in progress Selects compare mode of A/D converter and starts or stops A/D converter Software mode Note 1 0 Hardware mode^{Note 2} 1 Fixed to "0" Power-ON reser 0 0 0 0 WDT&SP reser 0 0 0 ₹ CE reser R 0 | 0 Clock stop R 0 ∔R

Figure 14-5. Configuration of A/D Converter Mode Selection Register

R:Retained

Notes 1. A/D conversion under execution is stopped if "0" is written to this bit.

2. A/D operation is started in the hardware mode when "1" is written to this bit. In the software mode, operation is started as soon as data has been written (by the PUT instruction) to the A/D converter reference voltage setting register (ADCR).




Figure 14-6. Configuration of A/D Converter Reference Voltage Setting Register

Clock stop Retained^{Note}

Note "0" in the hardware mode.


14.4 Comparison Timing Chart

14.4.1 In software mode

Comparison is completed three instructions after data has been set (by the PUT instruction) to the A/D converter reference voltage setting register (ADCR).

Figure 14-7 shows the timing chart.

Figure 14-7. Timing Chart of Comparison by A/D Converter




14.4.2 In hardware mode

When the ADCMD flag is set to "1", A/D conversion is started. The ADCSTT flag is set to "1", and comparison is completed after 17 instructions have been executed. At this time, the ADCSTT flag is reset to "0" after 15 instructions have been executed after the ADCMD flag was set to "1". This is because execution time of two instructions is required to judge the status of the ADCSTT flag. For details, also refer to 14.5 Using A/D Converter.

Figure 14-8 shows the timing chart.

Figure 14-8. Timing Chart of Comparison by A/D Converter



14.5 Using A/D Converter

14.5.1 Software mode

The software mode is convenient for comparing one compare voltage.

An example of a program in this mode is shown below.

Example To compare input voltage Vadcin of AD0 pin with compare voltage Vadcref (127.5/256 Vdd), and branch to AAA if Vadcin < Vadcref, or to BBB if Vadcin > Vadcref

ADCR7 FLG ADCR6 FLG ADCR5 FLG ADCR4 FLG ADCR3 FLG ADCR2 FLG ADCR1 FLG ADCR0 FLG	0.0EH.3 ; Defines each bit of DB 0.0EH.2 0.0EH.1 0.0EH.0 0.0EH.3 0.0EH.2 0.0EH.1 0.0EH.0	F as ADCR data setting flag
BANKO INITFLG NOT AL CLR1 ADCME INITFLG ADCR7	, NOT ADCR6, NOT ADCR5, NOT ADCR4 DCR3, NOT ADCR2, NOT ADCR1, NOT ADCR0 DBF	; Disconnects pull-down resistor of P0D0 pin ; Selects AD0 pin for A/D converter ; Sets software mode ; ; Sets compare voltage VADCREF ; Waits for duration of three instructions ; ; Judges result of comparison

14.5.2 Hardware mode

Here is a program example:

Example To detect the value of analog input roltage VADCIN of AD0 pin.

```
BANK15
       INITFLG NOT P0DPLD3, NOT P0DPLD2, NOT P0DPLD1, P0DPLD0 ; Disconnects pull-down resistor of P0D0 pin
       INITFLG NOT ADCCH2, NOT ADCCH1, ADCCH0
                                                                    ; Selects AD0 pin for A/D converter
       SET1
              ADCMD
                                                                    ; Sets hardware mode and starts conversion
LOOP:
       SKT1
              ADCSTT
                                                                    ; Detects end of A/D conversion
                                                                    ; Embedded macro instruction
       ;PEEK WR, .MF. ADCSTT SHR4 AND 0FH
       ;SKT1 WR,#.DF.ADCSTT AND 0FH
       BR
              LOOP
                                                                    ; Conversion in progress
               DBF,ADCR
       GET
                                                                    ; Stores result of conversion to DBF
```

14.6 Cautions on Using A/D Converter

14.6.1 Cautions on selecting A/D converter pin

When one of the P0D0/AD0 through P0D3/AD3, P1C2/AD4, and P1C3/AD5 pins is selected, the other five pins are forcibly set in the input port mode. The P0D0/AD0 through P0D3/AD3 pins can be connected to a pull-down resistor if so specified by the P0DPL0 through P0DPLD3 flags in bank 15. To use the P0D0/AD0 through P0D3/AD3 pins for the A/D converter, therefore, disconnect their pull-down resistors to correctly detect an external input analog voltage.

14.7 Status at Reset

14.7.1 At power-ON reset

All the P0D0/AD0 through P0D3/AD3, P1C2/AD4, and P1C3/AD5 pins are set in the general-purpose input port mode.

The P0D0 through P0D3 pins are connected with a pull-down resistor.

14.7.2 At WDT&SP reset

All the P0D0/AD0 through P0D3/AD3, P1C2/AD4, and P1C3/AD5 pins are set in the general-purpose input port mode.

The P0D0 through P0D3 pins are connected with a pull-down resistor.

14.7.3 At CE reset

The status of the pin selected for the A/D converter is retained as is.

The previous status of the pull-down resistor of the P0D0 through P0D3 pins is retained.

14.7.4 On execution of clock stop instruction

The status of the pin selected for the A/D converter is retained as is.

The previous status of the pull-down resistor of the P0D0 through P0D3 pins is retained.

14.7.5 In halt status

The status of the pin selected for the A/D converter is retained as is.

The previous status of the pull-down resistor of the P0D0 through P0D3 pins is retained.

15. D/A CONVERTER (PWM mode)

15.1 Outline of D/A Converter

Figure 15-1 outlines the D/A converter.

The D/A converter outputs a signal whose duty factor is varied by means of PWM (Pulse Width Modulation). By connecting an external lowpass filter to the D/A converter, a digital signal can be converted into an analog signal.

Each pin of the D/A converter can output a variable-duty signal independently of the others.

Whether an 8-bit counter or 9-bit counter is used for the D/A converter can be specified by software.

When the 8-bit counter is selected, two output frequencies, 4.4 kHz and 440 Hz can be selected, and the duty factor of the output signal can be varied in 256 steps.

When the 9-bit counter is selected, two output frequencies, 2.2 kHz and 220 Hz, can be selected, and the duty factor can be varied in 512 steps.

When the D/A converter is not used, it can be used as timer 3, which counts the basic clock (1.125 or 0.1125 MHz) with an 8-bit counter.

For the details of timer 3, refer to 13. TIMER 3.




Figure 15-1. Outline of D/A Converter


- **Remarks 1.** PWM2SEL through PWM0SEL (bits 2 through 0 of PWM/general-purpose port pin function selection register: refer to **Figure 15-4**) select a general-purpose output port of D/A converter.
 - 2. PWMBIT (bit 2 of PWM clock selection register: refer to **Figure 15-2**) selects the number of bits (8 or 9 bits) of the PWM counter.
 - 3. PWMCK (bit 0 of PWM clock selection register: refer to **Figure 15-2**) selects the output frequency of PWM timer.
 - 4. TM3SEL (bit 3 of timer 3 control register: refer to Figure 15-5) selects timer 3 or D/A converter.
 - 5. TM3RES (bit 0 of timer 3 control register: refer to Figure 15-5) controls resetting of timer 3 counter.

15.2 PWM Clock Selection Register

The PWM clock selection register specifies whether the PWM counter is used as an 8-bit counter or 9-bit counter when the D/A converter is used for PWM output.

Figure 15-2 shows the configuration of the PWM clock selection register.

Figure 15-2. Configuration of PWM Clock Selection Register



R: Retained

15.3 PWM Output Selection Block

The output selection block specifies whether each output pin of the D/A converter is used for the D/A converter or as a general-purpose output port, by using the PWM2SEL through PWM0SEL flags of the PWM/general-purpose port pin function selection register.

Figure 15-3 shows the configuration of the output selection block, and Figure 15-4 shows the configuration of the PWM/general-purpose port pin function selection register.

Each pin can be changed between the D/A converter mode and general-purpose output port mode independently of the others.

Because each output pin is an N-ch open-drain output pin, an external pull-up resistor is necessary.

When the D/A converter is used as timer 3, the P1B2/PWM2 through P1B0/PWM0 pins are automatically set in the general-purpose output port mode, regardless of the values set to the PWM2SEL through PWM0SEL flags.

PWM2SEL through PWM0SEL flags

TM3SEL

Comparator output

Output latch

Figure 15-3. Configuration of Output Selection Block

Read/Write Name Flag symbol Address b₂ b₁ PWM/general-purpose port 0 | P P P 27H R/W pin function selection W w w Μ $M \mid M$ 2 1 0 s sis E E E Lili Selects function of P1B0/PWM0 pin 0 General-purpose output port D/A converter Selects function of P1B1/PWM1 pin 0 ! General-purpose output port 1 D/A converter Selects function of P1B2/PWM2 pin 0 General-purpose output port 1 D/A converter Fixed to "0" Power-ON reset 0 0 0 0 At reset WDT&SP reset 0 0 0 CE reset Retained Clock stop 0 0 0

Figure 15-4. Configuration of PWM/General-Purpose Port Pin Function Selection Register

Name Flag symbol Address Read/Write b₃ | b₂ | b₁ | b₀ Т T | T Timer 3 control 28H R/W М M M 3 3 | 3 s EİR Ε N : E s L Resets counter 0 Does not change Resets Starts or stops counter 0 Stops 1 1 Starts Fixed to "0" Selects timer 3 or D/A converter 0 | D/A converter (PWM output) 1 Timer 3 Power-ON reset 0 0 0 0 At reset WDT&SP reset 0 0 0 CE reset R Retained Clock stop 0 0 0

Figure 15-5. Configuration of Timer 3 Control Register

R: Retained

15.4 Duty Setting Block

15.4.1 PWM duty with 8-bit counter selected

The duty setting block compares the value set to each PWM data register (PWMR2 to PWMR0) with the value of the basic clock counted by each 8-bit counter. If the value of the PWM data register is greater, the block outputs a high level. If the value of the PWM data register is less, it outputs a low level.

Where the value set to the PWM data register is "x", therefore, the duty factor can be calculated by the following expression.

Duty: D =
$$\frac{x + 0.25}{256} \times 100\%$$

Remark 0.25 is an offset, and a high level is output even where x = 0.

Data is set to each PWM data register for each pin via data buffer (DBF). However, the same basic clock, PWM counter, and output frequency must be selected for each pin. This means that each pin cannot output a duty factor of a different cycle independently of the others.

Because the basic clock frequency is 1.125 or 0.1125 MHz, the frequency and cycle of the output signal can be calculated as follows.

(1) Where output frequency is 4.4 kHz and basic clock frequency is 1.125 MHz

Frequency:
$$f = \frac{1.125 \text{ MHz}}{256} = 4.3945 \text{ kHz}$$

Cycle:
$$T = \frac{256}{1.125 \text{ MHz}} = 227.56 \ \mu \text{s}$$

(2) Where output frequency is 440 Hz and basic clock frequency is 0.1125 MHz

Frequency:
$$f = \frac{0.1125 \text{ MHz}}{256} = 439.45 \text{ Hz}$$

Cycle:
$$T = \frac{256}{0.1125 \text{ MHz}} = 2.2756 \text{ ms}$$

Because the duty setting register of the PWM data registers and timer 3 modulo register are the same register, they cannot be used at the same time.

When timer 3 is used, PWM data registers 1 and 0 can be used as 8-bit data latches.




Figure 15-6. Configuration of PWM Data Registers (with 8-bit counter selected)

Note This register is multiplexed with timer 3 modulo register.

208

15.4.2 PWM duty with 9-bit counter selected

The duty setting block compares the value set to each PWM data register (PWMR2 to PWMR0) with the value of the basic clock counted by each 9-bit counter. If the value of the PWM data register is greater, the block outputs a high level. If the value of the PWM data register is less, it outputs a low level.

Where the value set to the PWM data register is "x", therefore, the duty factor can be calculated by the following expression.

Duty: D =
$$\frac{x + 0.25}{512} \times 100\%$$

Remark 0.25 is an offset, and a high level is output even where x = 0.

Data is set to each PWM data register for each pin via data buffer (DBF). However, the same basic clock, PWM counter, and output frequency must be selected for each pin. This means that each pin cannot output a duty factor of a different cycle independently of the others.

Because the basic clock frequency is 1.125 or 0.1125 MHz, the frequency and cycle of the output signal can be calculated as follows.

(1) Where output frequency is 2.2 kHz and basic clock frequency is 1.125 MHz

Frequency:
$$f = \frac{1.125 \text{ MHz}}{512} = 2.197 \text{ kHz}$$

Cycle:
$$T = \frac{512}{1.125 \text{ MHz}} = 455.11 \,\mu\text{s}$$

(2) Where output frequency is 220 Hz and basic clock frequency is 0.1125 MHz

Frequency:
$$f = \frac{0.1125 \text{ MHz}}{512} = 219.73 \text{ Hz}$$

Cycle:
$$T = \frac{512}{0.1125 \text{ MHz}} = 4.5511 \text{ ms}$$

Because the duty setting register of the PWM data registers and timer 3 modulo register are the same register, they cannot be used at the same time.

When timer 3 is used, PWM data registers 1 and 0 can be used as 8-bit data latches.




Figure 15-7. Configuration of PWM Data Registers (with 9-bit counter selected)

Note This register is multiplexed with timer 3 modulo register.

210

15.5 Clock Generation Block


The clock generation block outputs a basic clock to set the duty factor of each output signal. Two output frequencies, 1.125 MHz and 112.5 kHz, can be selected.

15.6 D/A Converter Output Wave


- (1) shows the relationship between the duty factor and output wave.
- (2) shows the output wave of each pin. Each output pin has a phase different from the others.

(1) Duty and output wave


(a) With 8-bit counter and 4.4 kHz selected




(b) With 8-bit counter and 440 Hz selected



(c) With 9-bit counter and 2.2 kHz selected




(d) With 9-bit counter and 220 Hz selected




(2) Each pin and output wave


(a) With 8-bit counter and 4.4 kHz selected




(b) With 8-bit counter and 440 Hz selected



(c) With 9-bit counter and 2.2 kHz selected



(d) With 9-bit counter and 220 Hz selected



15.7 Example of Using D/A Converter

An example of a program using the D/A converter is shown below.

Example This program increments the duty factor of the PWM1 pin every 1 second.

```
PWM1DATA DAT
                           0000H
  INITIAL:
      INITFLG
                   NOT PWM2SEL, NOT PWM1SEL, NOT PWM0SEL
                   (General-purpose port), (General-purpose port), (General-purpose port)
                     PWMBIT , NOT PWMCK
      INITFLG
                   (9-bit counter), (1.125 MHz)
LOOP0:
      BANK1
      CLR1
                   P1B1
      BANK0
      CLR1
                   TM3SEL
                                    ; Selects D/A converter
      MOV
                   DBF2, #PWM1DATA SHR 8 AND 0FH
      MOV
                   DBF1, #PWM1DATA SHR 4 AND 0FH
                   DBF0, #PWM1DATA AND 0FH
      MOV
      SET1
                   PWM1SEL
                                       ; Sets PWM1/P1B1 pin in PWM output port mode
LOOP1:
                                       ; Duty: 0.25/512 to 511.25/512 (PWM output)
      PUT
                   PWM1R, DBF
      GET2
                   TM3RES, TM3EN
                                       ; Resets and starts counter
        Waits for 1 second
                   DBF, PWM1R
      GET
      ADD
                   DBF0, #1
      ADDC
                   DBF1, #0
      ADDC
                   DBF2, #1
      SKGE
                   DBF2, #2
      BR
                   LOOP1
LOOP2:
                                       ; Port outputs high level
      BANK1
      SET1
                   P1B1
      BANK0
      CLR1
                   PWM1SEL
                                       ; Sets PWM1/P1B1 pin in general-purpose output port mode
        Waits for 1 second
      BR
                   LOOP0
```

15.8 Status at Reset

15.8.1 At power-ON reset

The P1B0/PWM0 through P1B2/PWM2 pins are set in the general-purpose output port mode.

The output value is "low level".

The value of each PWM data register (including the timer 3 modulo register) is "1FFH".

15.8.2 At WDT&SP reset

The P1B0/PWM0 through P1B2/PWM2 pins are set in the general-purpose output port mode.

The output value is "low level".

The value of each PWM data register (including the timer 3 modulo register) is "1FFH".

15.8.3 At CE reset

The P1B0/PWM2 through P1B2/PWM2 pins retain the previous status.

That is, if the D/A converter is being used, the PWM output is retained as is. If timer 3 is being used, counting continues.

15.8.4 On execution of clock stop instruction

The P1B0/PWM0 through P1B2/PWM2 pins are set in the general-purpose output port mode.

The output value is the "previous contents of the output latch".

The value of each PWM data register (including the timer 3 modulo register) is "1FFH".

15.8.5 In halt status

The P1B0/PWM0 through P1B2/PWM2 pins retain the previous status.

That is, if the D/A converter is being used, the PWM output is retained as is. If timer 3 is being used, counting continues.

16. SERIAL INTERFACES

16.1 Outline of Serial Interfaces

Figure 16-1 outlines the serial interfaces.

Table 16-1 classifies the serial interfaces and shows their communication modes.

As shown in Figure 16-1, two serial interfaces, 0 (SIO0) and 1 (SIO1), are available.

Serial interfaces 0 and 1 can be used at the same time.

Serial interface 0 can be used in two modes: 2-wire and 3-wire modes. In the 2-wire mode, two pins, SDA and SCL, are used. In the 3-wire mode, three pins, SCK0, SO0, and SI0, are used.

In the 2-wire mode, two communication modes, I2C bus and serial I/O modes, can be selected.

Serial interface 1 can be used only in 3-wire mode, and uses three pins, SCK1, SO1, and SI1. The communication mode is the serial I/O mode.




Figure 16-1. Outline of Serial Interfaces

Channel	Number of Communication Lines	Communication Mode	Pins Used
Serial interface 0	2 lines (2-wire)	I ² C bus	P0A3/SDA
		Serial I/O	P0A2/SCL
	3 lines (3-wire)	Serial I/O	P0A1/SCK0
			P0A0/SO0
			P0B3/SI0
Serial interface 1	3 lines (3-wire)	Serial I/O	P0B2/SCK1
			P0B1/SO1
			P0B0/SI1

Table 16-1. Classification and Communication Modes of Serial Interfaces

16.2 Serial Interface 0

16.2.1 Outline of serial interface 0

Figure 16-2 outlines the serial interface 0.

Serial interface 0 can be used in 2-wire I2C bus or serial I/O mode, or 3-wire serial I/O mode.




Figure 16-2. Outline of Serial Interface 0

- Remarks 1. SIO0CH and SB (bits 3 and 2 of serial I/O0 mode selection register: refer to Figure 16-3) select the mode of serial I/O0.
 - 2. SIO0MS (bit 1 of serial I/O0 mode selection register: refer to Figure 16-3) select a master or slave.
 - 3. SIO0TX (bit 0 of serial I/O0 mode selection register: Figure 16-3) selects reception or transmission.
 - **4.** SIO0CK1 and SIO0CK0 (bits 1 and 0 of serial I/O0 clock selection register: refer to **Figure 16-4**) select an internal shift clock frequency.
 - SIO0WRQ1 and SIO0WRQ0 (bits 1 and 0 of serial I/O0 wait control register: refer to Figure 16-7) set wait conditions for communication.
 - 6. SIO0NWT (bit 2 of serial I/O0 wait control register: refer to Figure 16-7) starts communication.
 - 7. SIO0SF9 and SIO0SF8 (bits 2 and 3 of serial I/O0 status detection register: refer to **Figure 16-5**) detect a clock counter.
 - 8. SBSTT and SBBSY (bits 1 and 0 of serial I/O0 status detection register: refer to **Figure 16-5**) detect the start and stop conditions, and clock counter in the I²C bus mode.
 - 9. SIO0IMD1 and SIO0IMD0 (bits 1 and 0 of serial I/O0 interrupt mode selection register: refer to Figure 16-9) set interrupt timing.
 - SBACK (bit 3 of serial I/O0 wait control register: refer to Figure 16-7) reads or sets acknowledge data
 - **11.** SIO0WSTT (bit 0 of serial I/O0 wait status judge register: refer to **Figure 16-8**) detects serial communication status.

16.2.2 Clock I/O control block and data I/O control block

The clock I/O control block and data I/O control block control the communication mode (I²C bus or serial I/O mode), the number of pins used (2-wire or 3-wire mode), and transmission or reception operation of serial interface 0.

The 2-wire or 3-wire mode, and I²C bus or serial I/O mode are selected by using the SIO0CH and SB flags.

The SIO0MS flag selects the internal clock (master) or external clock (slave) operation, and the SIO0TX flag selects reception (RX) or transmission (TX).

Each flag is allocated to the serial I/O0 mode selection register.

Figure 16-3 shows the configuration of the serial I/O0 mode selection register.

Table 16-2 shows the set status of each pin.

As shown in this table, flags that set the input or output mode of each pin must also be manipulated in addition to the control flags of the serial interface, in order to set each pin.

Flag symbol Read/Write Name Address b₃ b₂ **b**₁ **b**₀ ss s s 0FH R/W Serial I/O0 mode selsction В 111 0 0 0 0 0 0 С $M \mid T$ Н s | x Sets serial I/O of SDA/P0A3 pin (2-wire) and SO0/P0A0 pin (3-wire) (selects reception RX or transmission TX) 2-wire (SDA/P0A3 pin) 3-wire (SO0/P0A0 pin) 0 Serial input (Hi-Z) : RX General-purpose port Serial output : TX Serial output: TX Sets direction of shift clock I²C bus mode Serial I/O mode 0 Slave operation (external clock input) External clock input 1 Master operation (internal clock output) Internal clock output Sets mode of serial I/O0 0 0 Serial I/O0 not used 1 I²C bus mode 10 2-wire serial I/O mode 1 | 1 3-wire serial I/O mode 0 0 0 0 Power-ON reset WDT&SP reset 0 0 0 0 ₹ CE reset 0 0 0 0 Clock stop 0 0 0 0 0

Figure 16-3. Configuration of Serial I/O0 Mode Selection Register

Table 16-2. Status of Each Pin Set by Control Flag

			Eac	h Flag							Pin		
8 - 0 o C H	S B	Communication mode	S - O o <u>M</u> S	Clock direction	S O O T X	Serial I/O	Pin name	Р 0 A B I О з	P 0 A B 1 O 2	P 0 A B I O 1	P 0 A B O 0	P 0 A B I O 0	Pin setting status
1	0	2-wire			0	Input	P0A3/SDA	0					Serial input
		serial I/O				(reception)		1					General-purpose output port
					1	Output (transmission)		0					Serial output
			0	External (slave)			P0A2/SCL		0				External clock
									1				General-purpose output port
			1	(internal) (master)					0				Internal clock
							P0A1/SCK0						General-purpose I/O port
							P0A0/SO0						General-purpose I/O port
							P0B3/SI0						General-purpose I/O port
0	1	l²C bus		-	0	Input	P0A3/SDA	0					Serial input
						(reception)		1					General-purpose output port
				1	Output (transmission)		0					Serial output	
			0	External			P0A2/SCL		0	<u> </u>			External clock
			•	(slave)					1				General-purpose output port
			1	Internal					0				Internal clock
				(master)					1				
							P0A1/SCK0						General-purpose I/O port
							P0A0/SO0						General-purpose I/O port
							P0B3/SI0						General-purpose I/O port
1	1	3-wire serial I/O					P0A3/SDA						General-purpose I/O port
		serial I/O					P0A2/SCL						General-purpose I/O port
			0	External (slave)			P0A1/SCK0			0			External clock
										1			General-purpose output port
			1	Internal (master)						1			Internal clock
					0	General-purpose	P0A0/SO0				0		General-purpose input port
						port					1		General-purpose output port
					1	Output					0		Serial output
						(transmission)					1		
							P0B3/SI0					О	Serial input
												1	General-purpose output port
0	0	Not used as se	rial L	/O0			P0A0-P0A3,	0	0	0	0	0	General-purpose input port
							P0B3	1	1	1	1	1	General-purpose output port

16.2.3 Clock control block

The clock control block controls generation of a clock when the internal clock is used (master operation) and clock output timing.


The frequency fsc of the internal clock is set by the SIO0CK1 and SIO0CK0 flags of the serial I/O0 clock selection register.

Figure 16-4 shows the configuration of the serial I/O0 clock selection register.

The shift clock output from the clock control block is valid only for the master operation (SIO0MS flag = 1).

Figure 16-4. Configuration of Serial I/O0 Clock Selection Register

For the clock generation timing, refer to the description of each communication mode.



16.2.4 Clock counter and start/stop detection block

The clock counter is a wrap-around counter that counts the rising edges of the clock.

Because this counter directly reads the status of the clock pin, whether the clock is an internal clock or external clock cannot be identified.

The contents of the clock counter can be detected via the SIO0SF8 and SIO0SF9 flags of the serial I/O0 status detection register, but cannot be directly read by program.

The start/stop detection block detects the start and stop conditions when the I2C bus mode is used.

The start and stop conditions are detected by the SBSTT and SBBSY flags of the serial I/O0 status detection register.

Figure 18-5 shows the configuration of the serial I/O0 status detection register.

For the operation and timing chart of the clock counter, refer to the description of each communication mode.

Name Flag symbol Address Read/Write b_2 b₁ R S sis 0DH Serial I/O0 status detection ВВ 0 0 S B Т 0 s ¦ s T | Y F F 8 9 Detects start /stop condition of I2C bus mode I2C bus mode Serial I/O mode 0 Retains "0" Detects stop condition 1 Detects start condition Detects start condition and clock counter in I²C bus mode Serial I/O mode I²C bus mode 0 Detects rising of clock when value of Retains "0" clock counter is "9" 1 Detects start condition Detects clock counter I²C bus mode Serial I/O mode Retains "0" Detects rising of clock when value of clock counter is next to "9" Value of clock counter is "9" Detects clock counter Serial I/O mode I²C bus mode Detects rising of clock when value of clock counter is next to "8" Value of clock counter is "8" Power-ON reset 0 0 0 0 0 At reset WDT&SP reset 0 0 0 CE reset 0 | 0 | 0 | 0 0 0 0 0 Clock stop

Figure 16-5. Configuration of Serial I/O0 Status Detection Register

16.2.5 Presettable shift register 0

Presettable shift register 0 is an 8-bit shift register that writes serial out data and reads serial in data.

This register writes or reads data via data buffer.

It outputs the contents of the most significant bit (MSB) from the serial data I/O pin in synchronization with the falling edge of the shift clock (during transmission operation), and reads data to the least significant bit (LSB) in synchronization with the rising edge of the serial clock.

Figure 16-6 shows the configuration of the presettable shift register 0.

Data buffer DBF3 DBF2 DBF1 DBF0 Transfer data Don't care Don't care GETNote 8 **PUT**Note Peripheral register Name b₄ b₃ b₂ b₁ Symbol Peripheral register b₇ b₆ bο М L Presettable shift S s SIO0SFR 03H Valid data В В register 0 Sets serial out data and reads serial in data D6 D5 D4 D3 D2 D1 D0 D7 ← D6 ← D5 ← D4 ← D3 ← D2 ← D1 ← D0 - -Serial out Serial in

Figure 16-6. Configuration of Presettable Shift Register 0

Note Data may be destroyed if the PUT or GET instruction is executed during serial communication. For details, refer to **16.2.10 Causions on setting and reading data**.

16.2.6 Wait control block and acknowledge control block

The wait control block keeps communication waiting or releases communication from the wait status.

The condition under which communication is kept waiting is set by the SIO0WRQ0 and 1 flags (bits 0 and 1 of serial I/O0 wait control register).

Serial communication is started when the SIO0NWT flag (bit 2 of serial I/O0 wait control register) is set (released from the wait status).

The communication status can be detected by the SIO0NWT flag.

When "0" is written to the SIO0NWT flag while communication is released from the wait status, the wait status is set. This is called forced wait status.

The acknowledge control block outputs and detects an acknowledge signal in the I²C bus mode.

An acknowledge signal is set and read by the SBACK flag (bit 3 of serial I/O0 wait control register).

Figure 16-7 shows the configuration of the serial I/O0 wait control register.

Figure 16-8 shows the configuration of the serial I/O0 wait status judge register.

Name Flag symbol Address Read/Write b₃ | b₂ | b₁ | b₀ s|s|s|s 0EH R/W Serial I/O0 wait control 111 A 0 0 0 N w w R R $Q \mid Q$ Т 1 0 Sets wait condition Name I2C bus mode Serial I/O mode 0 0 No wait Does not wait Data wait Waits at falling edge of shift Wait at rising edge of shift 0 | 1 clocks when value of clock clock when value of clock counter is "8" counter is "8" Acknowledge Waits at falling edge of shift Setting prohibited 1 0 wait clock when value of clock counter is "9" Address wait Waits at falling edge of clock 1 1 when value of clock counter is "8" after detection of start Sets wait and detects wait status When flag is read When flag is written Waits under condition of SIO0WRQ0 Forced wait and 1 flags Serial communication in progress Releases wait status (serial communication starts) Sets and detects acknowledge signal in I2C bus mode I2C bus mode Serial I/O mode Reception Transmission (SIO0TX = 0)(SIO0TX = 1)Outputs "0" as Retains "0" Detects acknowledge 0 acknowledge of slave (acknowledge is "0") Outputs "1" as Detects acknowledge acknowledge of slave (acknowledge is "1") 0 0 0 0 Power-ON reset WDT&SP reset 0 0 0 Ħ 0 0 0 0 CE reset Clock stop 0 0 0

Figure 16-7. Configuration of Serial I/O0 Wait Control Register

Read/Write Name Flag symbol Address b3 b2 b1 b0 Serial I/O0 wait status judge 0 o¦s 0AH R I 0 0 W S Т Т Detects serial communication status Waiting or requesting wait by slave Serial communication in progress Fixed to "0" 0 0 0 0 Power-ON reset WDT&SP reset 0 CE reset 0 0 Clock stop

Figure 16-8. Configuration of Serial I/O0 Wait Status Judge Register

Caution If a slave outputs a wait request while the master is operating, "0" is detected on the SIO0WSTT flag. The SIO0NWT flag retains the status of 1.

16.2.7 Interrupt control block

The interrupt control block sets a condition under which an interrupt request is issued by the serial I/O0 interrupt mode selection register.

When the interrupt request issuance condition is satisfied, the IRQSIO0 flag is set.

Change the interrupt request issuance condition while communication is in the wait status. If it is changed after communication has been released from the wait status, an interrupt request may be issued as soon as the condition has been changed.

Figure 16-9 shows the configuration of the serial I/O0 interrupt mode selection register.

Name Flag symbol Address Read/Write b₃ b₂ b₁ b₀ 0 0 sis Serial I/O0 interrupt mode 0CH R/W \perp selection 1 0:0 οİ 0 1 М∶М DΪ D 0 1 : Sets interrupt request issuance condition I2C bus mode Serial I/O mode Rising edge of shift clock when value Rising edge of shift clock when value of clock counter reaches "7" Note 1 of clock counter reaches "7" 0 | 1 Rising edge of shift clock when value Rising edge of shift clock when value of clock counter reaches "8" Note 2 of clock counter reaches "8" Rising edge of shift clock when value Interrupt request is not issued of clock counter reaches "7" after detection of start condition Note 3 When stop condition is detected Note 4 Fixed to "0" Power-ON reset 0 0 0 0 WDT & SP reset 0 0 0 ¦ CE reset 0 0 Clock stop

Figure 16-9. Configuration of Serial I/O0 Interrupt Mode Selection Register

- Notes 1. An interrupt request is issued if this mode is set when the value of the clock counter is "7".
 - 2. An interrupt request is issued if this mode is set when the value of the clock counter is "8".
 - 3. An interrupt request is issued if this mode is set when the SBSTT flag = 1 and the value of the clock counter is "7".
 - 4. An interrupt request is issued if this mode is set after the stop condition has been issued.

228

16.2.8 I2C bus mode

(1) Outline of I2C bus mode

In the I²C bus mode, communication is carried out with two pins, SCL and SDA.


The features of the I2C bus mode are as follows.

- Communication can be controlled under the start/stop conditions and by the acknowledge signal for the ninth clock.
- · Communication can be kept waiting by externally fixing the clock to low level with an N-ch open-drain pin.

(2) Timing chart

Figure 16-10 shows the timing chart.

Figure 16-10. Timing Chart in I²C Bus Mode



- <1> Initial status (general-purpose input port)
- <2> Generates start condition by general-purpose I/O port
- <3> Sets transmission status of master
- <4> Releases wait
- <5> Wait timing when data wait status is set
- <6> Wait timing when acknowledge wait status is set
- <7> Sets general-purpose I/O port (releases serial operation mode)
- <8> Generates stop condition by general-purpose I/O port
- <9> Issues interrupt request when value of clock counter first reaches 7 after detection of start condition
- <10> Issues interrupt request when value of clock counter reaches 7
- <11> Issues interrupt request when value of clock counter reaches 8
- <12> Issues interrupt request after stop condition is detected

(3) Operation of clock counter

The value of the clock counter is incremented from the initial value "0" each time the rising of the clock pin has been detected.

In the I²C bus mode, the value of the clock counter returns to "0" after it has reached "9", and the clock counter continues counting.

In the serial I/O mode, the value of the clock counter returns to "0" after it has reached "8", and the clock counter continues counting.

The clock counter is also reset in the following cases.

- At reset (power-ON reset, WDT&SP reset, CE reset)
- · On execution of clock stop instruction
- · On detection of start condition
- · If communication mode is changed from I2C bus mode to 2-wire or 3-wire serial I/O mode

(4) Wait operation and cautions

When the wait status is released, serial data is output (during transmission operation), and the wait status is kept released until a condition (wait condition) set by the SIO0WRQ0 and 1 flags is satisfied.

When the wait condition is satisfied, the shift clock pin is made low, and the operations of the clock counter and presettable shift register 0 are stopped.

If the forced wait status is specified while the wait status is released, the forced wait status is set at the falling of the clock next to the one at which "0" has been written to the SIO0NWT flag.

Nothing is changed even if the wait status is released again after the wait status has been released once.

If the forced wait status is set in the wait status, one pulse of the shift clock is output.

In the I^2C bus mode, do not set data wait conditions (SIOWRQ0 = 1, WIO0WRQ1 = 0) successively. This is because, if the data wait condition is set two times in succession and the wait status is released, the wait status is set as soon as the wait status has been released the second time.

While the device is operating as the master and if the level of the shift clock output pin is forcibly made low externally while the pin outputs a high level (this is called a wait request by slave), the master is placed in the wait status.

If this happens, the master resumes its operation when the wait request by the slave has been cleared.

(5) Interrupt request issuance timing

Interrupt request issuance timing can be selected by the SIO0IMD0 and 1 flags.

(6) Acknowledge block and its operation

The acknowledge block operates only in the I²C bus mode.

This block is used to output an acknowledge signal during a reception operation, or to detect an acknowledge signal during a transmission operation.

During reception, the content of the SBACK flag is output to the serial data pin at the falling edge of the shift clock when the value of the clock counter is "8".

Once data has been set to the SBACK flag during reception, the value of the data is retained.

During transmission, the status of the serial data pin is read to the SBACK flag at the rising edge of the shift clock when the value of the clock counter reaches "9"


Figure 16-11 shows the acknowledge signal output and input operations.

During reception, set the acknowledge signal (setting of the SBACK flag) as soon as the wait status has been released (by setting the SIO0NWT flag).


This is because, even if only the SBACK flag is set, the SIO0NWT flag is also set because it is in the register at the same address. If the wait status is set at this time, the wait status is released and one pulse of the shift clock is output.

Figure 16-11. Acknowledge Output and Input Operations

(a) During reception



(b) During transmission




(7) Shift clock generation timing in I²C bus mode

(a) On releasing wait status from initial status

The initial status is the point where the master operation in the I^2C bus mode is selected. In the wait status, a low level is output to the shift clock pin.


Figure 16-12. Shift Clock Generation Timing in I²C Bus Mode (1/5)



(b) During wait operation

<1> Wait status under condition of SIO0WRQ0 and SIO0WRQ1 flags (normal operation)

Figure 16-12. Shift Clock Generation Timing in I²C Bus Mode (2/5)



<2> If forced wait status is set in wait status

Nothing is affected.


<3> If forced wait status is set after wait status has been released

In this case, the wait status is set at the next falling edge of the clock after the one at which the forced wait status was set.

When the forced wait status was set, however, the clock counter and presettable shift register 0 stop operating.

If the forced wait status is set while the clock pin is low, the clock counter and presettable shift register 0 operate by 1 pulse. Because the internal clock counter and shift register do not operate at this time, communication may not be performed normally even if the wait status is released again.

Figure 16-12. Shift Clock Generation Timing in I²C Bus Mode (3/5)



<4> If wait status is released after wait status has been released Nothing is affected.

<5> If wait request is made by slave after wait status has been released

At this time, the clock is output 0 to 3.3 μ s after the wait request by the slave has been cleared. The value of T in the figure below is as follows:

fsc	Т				
93.75 kHz	666 ns				
375.00 kHz	222 ns				
281.25 kHz	222 ns				
46.875 kHz	666 ns				

Shift clock

Wait released status

Wait request by slave

1/fsc

0-3.3 \(\mu \)

Wait request by slave cleared

Shift clock

Wait request by slave

Wait request by slave cleared


Figure 16-12. Shift Clock Generation Timing in I²C Bus Mode (4/5)

(c) During slave (external clock) operation

When the slave operation is specified the first time after application of supply voltage V_{DD} , the SCK pin waits for input of an external clock and the output pin goes into a high-impedance state.

If the SCL pin is externally made low at this time, it continues outputting a low level until the wait status is released next time.

Figure 16-12. Shift Clock Generation Timing in I²C Bus Mode (5/5)



(8) Start and stop conditions, and operations of SBSTT and SBBSY flags

The start/stop condition recognition timing is shown in Figure 16-13.

The SBSTT and SBBSY flags operate only in the I^2C bus mode.


By detecting these flags, communication status of the other stations can be detected.

These flags operate regardless of whether the device operates as the master or slave, whether it performs reception or transmission, and whether communication is in the wait status or released from the wait status. These flags are "0" in the serial I/O mode.


For the operations of the SBSTT and SBBSY flags, refer to Figure 16-10 Timing Chart in I²C Bus Mode.

Figure 16-13. Start/Stop Condition Recognition Timing

(a) Start condition recognition timing



(b) Stop condition recognition timing



16.2.9 Serial I/O mode

(1) Outline of serial I/O mode

In the serial I/O mode, communication is carried out by using two pins, SCL and SDA, or three pins, SCK0, SO0, and SI0.

(2) Timing chart

Figure 16-14 shows the timing chart in the serial I/O mode.

Shift clock Serial data La D7 D6 D5 D1 DO D7 Clock counter 0 2 7 0 SIO0NWT SIO0WSTT SIO0SF8 SIO0SF9 "0" "0" SBSTT SBBSY "0" <1> <2> · <5> <3> <4>

INT<6>

<7>

Figure 16-14. Timing Chart in Serial I/O Mode

- <1> Initial status (general-purpose input port)
- <2> Sets transmission status of master
- <3> Releases wait status
- <4> Wait timing when data wait status is set
- <5> Releases wait status again
- <6> Issues interrupt request when value of clock counter is 7
- <7> Issues interrupt request when value of clock counter is 8

(3) Operation of clock counter

The value of the clock counter is incremented from the initial value "0" each time the rising of the clock pin has been detected.

The value of the clock counter returns to "0" after it has reached "8", and the clock counter continues counting. The clock counter is also reset in the following cases.

- At reset (power-ON reset, WDT&SP reset, CE reset)
- · On execution of clock stop instruction
- · If data is written to serial I/O0 wait control register
- If communication mode is changed from 2-wire or 3-wire serial I/O mode to I2C bus mode

(4) Wait operation and Cautions

When the wait status is released, serial data is output (during transmission operation) at the falling of the next clock, and the wait status is kept released until a condition (wait condition) set by the SIO0WRQ0 and 1 flags is satisfied.

When the wait condition is satisfied, the shift clock pin is made high, and the operations of the clock counter and presettable shift register 0 are stopped.

The value of the presettable shift register 0 cannot be read correctly if it is read while the wait status is released and while the shift clock pin is high.

Correct data cannot be written to the presettable shift register 0 while the wait status is released and while the shift clock pin is low.

If the forced wait status is specified while the wait status is released, the forced wait status is set as soon as "0" has been written to the SIO0NWT flag.

The clock output wave is not affected even if the wait status is released again when it has been already released once. Note, however, that the clock counter is reset.

(5) Interrupt request issuance timing

Interrupt request issuance timing can be selected by the SIO0IMD0 and 1 flags.

For details, refer to 16.2.7 Interrupt control block.

(6) Acknowledge block and its operation


The acknowledge block operates only in the I²C bus mode.

(7) Shift clock generation timing in serial I/O mode

(a) On releasing wait status from initial status


The initial status is the status when the internal clock operation in the serial I/O mode has been selected. In the wait status, a high level is output to the shift clock pin.

Figure 16-15. Shift Clock Generation Timing in Serial I/O Mode (1/4)




- (b) When wait operation is performed
 - <1> If wait status is set under condition specified by SIO0WRQ0 and SIO0WRQ1 flags (normal operation)

Figure 16-15. Shift Clock Generation Timing in Serial I/O Mode (2/4)




<2> If forced wait is set in wait status

Figure 16-15. Shift Clock Generation Timing in Serial I/O Mode (3/4)




<3> If forced wait is set after wait status has been released

Figure 16-15. Shift Clock Generation Timing in Serial I/O Mode (4/4)



a + b = 1/2 fsc



a + b = 1/2 fsc

<4> If wait status is released when it has been already released once

The clock output waveform is not affected. However, note that the clock counter is reset.

(8) Operations of SBSTT and SBBSY flags

The SBSTT and SBBSY flags operate only in the I²C bus mode.

These flags remain "0" in the serial I/O mode.

16.2.10 Cautions on setting and reading data

Data is set to the presettable shift register 0 by using the "PUT SIO0SFR, DBF" instruction.

To read the data of this register, the "GET DBF, SIO0SFR" instruction is used.

Set or read data of the register in the wait status. If the wait status is released, data may not be correctly set or read depending on the status of the shift clock pin.

The following table shows the data setting and reading timing, and points to be noted.

Table 16-3. Reading and Writing Data of Presettable Shift Register 0 and Cautions

Status o	n Execution	Status of Shift	I ² C Bus Mode	Serial I/O Mode
of PUT/GET		Clock Pin		
Wait	Read (GET)	• I ² C bus mode:	Normal read	Normal read
status	Write (PUT)	fixed to low	Normal write	Normal write
		Serial I/O mode:	Outputs contents of MSB when wait	Outputs contents of MSB when wait
		fixed to high	status is released next time	status is released next time and shift
			(during transmission)	clock pin goes low (during transmission)
			Clock L Data 1 PUT SIO0SFR, DBF Wait released	Clock H
Wait	Read (GET)	High level	Cannot be read normally	Cannot be read normally
released			Contents of SIO0SFR are lost	Contents of SIO0SFR are lost
status		Low level	Normal read	Normal read
	Write (PUT)	High level	Normal write	Normal write
			Outputs contents of MSB at falling	Outputs contents of MSB when PUT
			of clock next to one at which PUT	instruction is executed.
			instruction has been executed.	Clock counter is not reset
			Clock counter is not reset	
			Clock L X MSB Data 0 X MSB PUT SIO0SFR, DBF	Clock L MSB Data 0 X MSB PUT SIO0SFR, DBF
		Low level	Cannot be read normally	Cannot be read normally
			Contents of SIO0SFR are lost	Contents of SIO0SFR are lost

16.2.11 Operation of serial interface 0

Tables 16-4 through 16-6 outlines the operations in each communication mode.

Table 16-4. Outline of Operation in I²C Bus Mode

Operation Mode			I ² C Bus	s Mode				
		Slave operation	1 (SIO0MS = 0)	Master operatio	n (SIO0MS = 1)			
		Reception	Transmission	Reception	Transmission			
Item		(SIO0TX = 0)	(SIO0TX = 1)	(SIO0TX = 0)	(SIO0TX = 1)			
Status of	SDA/P0A3	When P0ABIO3 = 0	Outputs contents of	When P0ABIO3 = 0	Outputs contents of			
each pin		Floating	SIO0SFR at falling of	Floating	SIO0SFR at falling of			
		Waits for input of	external clock	Waits for input of	internal clock			
		external data	regardless of	external data	regardless of P0ABIO3			
		When P0ABIO3 = 1	P0ABIO3	When P0ABIO3 = 1				
		General-purpose		General-purpose				
		output port		output port				
		Outputs content of		Outputs content of				
		output latch		output latch				
	SCL/P0A2	When P0ABIO2 = 0		Outputs internal clock regardless of P0ABIO2				
		Floating						
		Waits for input of exte	ernal data					
		When P0ABIO2 = 1						
		General-purpose outp	out port					
		Outputs content of ou	itput latch					
Clock counter		Incremented at rising o	f SCL pin					
Operation of	Output	Not output	Shifted from MSB	Not output	Shifted from MSB			
presettable			each time SCL falls		each time SCL falls			
shift register 0)		and is output		and is output			
	Input	Shifted from LSB each	time SCL rise and is inp	ut				
Wait operation	n In wait	SCL and SDA pins	SCL pin is floated	SCL pin outputs low	SCL pin outputs low			
	status	are floated	and SDA pin retains	level and SDA pin is	level and SDA pin			
			its status	floated	retains its status			
Wait		SCL pin is floated	SCL pin is floated	SCL pin outputs	SCL pin outputs			
released		and waits for input of	and waits for input of	internal clock.	internal clock.			
		external clock.	external clock.	SDA pin is floated	SDA pin outputs data			
		SDA pin is floated and	SDA pin outputs data	and waits for external	each time SCL pin falls			
		waits for external data	each time SCL pin falls	data				
Acknowledge	•	ACK output at falling	ACK input at rising	ACK output at falling	ACK input at rising			
		of 8th clock	of 9th clock	of 8th clock	of 9th clock			

Table 16-5. Outline of Operation in 2-Wire Serial I/O Mode

Ope	eration Mode	2-Wire Serial I/O Mode							
		Slave operation	1 (SIO0MS = 0)	Master operatio	n (SIO0MS = 1)				
		Reception	Transmission	Reception	Transmission				
Item		(SIO0TX = 0)	(SIO0TX = 1)	(SIO0TX = 0)	(SIO0TX = 1)				
Status of	SDA/P0A3	When P0ABIO3 = 0	Outputs contents of	When P0ABIO3 = 0	Outputs contents of				
each pin		Floating	SIO0SFR at falling of	Floating	SIO0SFR at falling of				
		Waits for input of	external clock	Waits for input of	internal clock				
		external data	regardless of P0ABIO3	external data	regardless of P0ABIO3				
		When P0ABIO3 = 1		When P0ABIO3 = 1					
		General-purpose		General-purpose					
		output port		output port					
		Outputs contents		Outputs contents of					
		of output latch		output latch					
	SCL/P0A2	When P0ABIO2 = 0		Outputs internal clock regardless of P0ABIO2					
		Floating							
		Waits for input of exte	ernal data						
		When P0ABIO2 = 1							
		General-purpose outp	out port						
		Outputs contents of o	utput latch						
Clock counte	r	Incremented at rising of SCL pin							
Operation of	Output	Not output	Shifted from MSB	Not output	Shifted from MSB				
presettable			each time SCL falls		each time SCL falls				
shift register	o		and is output		and is output				
	Input	Shifted from LSB each	time SCL rise and is inp	ut					
Wait operatio	n In wait	SCL and SDA pins	SCL pin is floated	SCL pin outputs high	SCL pin outputs high				
status		are floated	and SDA pin retains	level and SDA pin is	level and SDA pin				
			its status	floated	retains its status				
Wait		SCL pin is floated	SCL pin is floated	SCL pin outputs	SCL pin outputs				
	released	and waits for input of	and waits for input	internal clock.	internal clock.				
		external clock.	of external clock.	SDA pin is floated and	SDA pin outputs data				
		SDA pin is floated and	SDA pin outputs data	waits for external data	each time SCL pin falls				
		waits for external data	each time SCL pin falls						

Table 16-6. Outline of Operation in 3-Wire Serial I/O Mode

Operation Mode			3-Wire Seri	al I/O Mode						
		Slave operation	n (SIO0MS = 0)	Master operatio	n (SIO0MS = 1)					
		Reception	Transmission	Reception	Transmission					
ltem		(SIO0TX = 0)	(SIO0TX = 1)	(SIO0TX = 0)	(SIO0TX = 1)					
Status of	SCK0/P0A1	When P0ABIO1 = 0		Outputs internal clock i	regardless of P0ABIO1					
each pin		Floating								
		Waits for input of exte	ernal data							
		When P0ABIO1 = 1								
		General-purpose outp	out port							
		Outputs contents of c	utput latch							
	SO0/P0A0	When P0ABIO0 = 0	Outputs contents of	When P0ABIO0 = 0	Outputs contents of					
		General-purpose	SIO0SFR at falling	General-purpose	SIO0SFR at falling					
		input port	edge of external clock	input port	edge of internal					
		Floating	regardless of	Floating	clock regardless of					
		When P0ABIO0 = 1	P0ABIO0	When P0ABIO0 = 1	P0ABIO0					
		General-purpose		General-purpose						
		output port		output port						
		Outputs contents		Outputs contents						
		of output latch		of output latch						
	SI0/P0B3	When P0BBIO3 = 0								
		Floating								
		Waits for input of external data								
		When P0BBIO3 = 1								
		General-purpose output port								
		Outputs contents of output latch								
Clock counte	r	Incremented at rising o	f SCK0 pin							
Operation of	Output	Not output	Shifted from MSB	Not output	Shifted from MSB					
presettable			each time SCK0 falls		each time SCK0 falls					
shift register	0		and is output		and is output					
	Input	Shifted from LSB each	time SCK0 falls and is in	ıput						
Wait operatio	n In wait	SCK0 pin is floated.	SCK0 pin is floated.	SCK0 pin outputs high	SCK0 pin outputs high					
	status	SO0 pin as general-	SC0 pin retains its	level	level.					
		purpose port.	status.	SO0 pin as general-	SO0 pin retains its					
		SI0 pin is floated	SI0 pin is floated	purpose port.	status.					
				SI0 pin is floated	SI0 pin is floated					
	Wait	SCK0 pin is floated	SCK0 pin is floated	SCK0 pin is floated	SCK0 pin is floated					
	released	and waits for input of	and waits for input of	and waits for input of	and waits for input of					
		external clock.	external clock.	external clock.	external clock.					
		SO0 pin as general-	SO0 pin outputs data.	SO0 pin as general-	SO0 pin outputs data.					
		purpose port.	SI0 pin is floated and	purpose port.	SI0 pin is floated and					
		SI0 pin is floated and	waits for input of	SI0 pin is floated and	waits for input of					
		waits for input of	external data	waits for input of	external data					
		external data		external data						

16.2.12 Status of serial interface 0 at reset

(1) At power-ON reset

Each pin is set in the general-purpose input port mode.

The contents of presettable shift register 0 are undefined.

(2) At WDT&SP reset

Each pin is set in the general-purpose input port mode.

The contents of presettable shift register 0 are undefined.

(3) On execution of clock stop instruction

Each pin is set in the general-purpose I/O port mode and remains in the previous input or output mode.

The contents of presettable shift register 0 are undefined.

(4) At CE reset

Each pin is set in the general-purpose I/O port mode and remains in the previous input or output mode.

The contents of presettable shift register 0 are undefined.

(5) In halt status

Each pin retains its set status.

Output of the internal clock is stopped in the status where the HALT instruction is executed.

When an external clock is used, the operation continues even if the HALT instruction is executed.

Presettable shift register 0 retains the previous value.


16.3 Serial Interface 1

16.3.1 Outline of serial interface 1

Figure 16-16 outlines the serial interface 1.

Serial interface 1 is used in the 3-wire serial I/O mode.

Figure 16-16. Outline of Serial Interface 1



- **Remarks 1.** SIO1CK1 and SIO1CK0 (bits 1 and 0 of serial I/O1 mode selection register: refer to **Figure 16-17**) select a shift clock.
 - 2. SIO1TS (bit 3 of serial I/O1 mode selection register: refer to **Figure 16-17**) starts or stops communication operation.
 - 3. SIO1HIZ (bit 2 of serial I/O1 mode selection register: refer to Figure 16-17) selects the function of the SO1/P0B1 pin.

16.3.2 Clock I/O control block and data I/O control block

The clock I/O control block and data I/O control block control the transmission or reception operation of serial interface 1 and selects a shift clock.

The internal clock (master) or external clock (slave) operation is selected by the SIO1CK0 and 1 flags.

The SIO1HIZ flag selects whether the SO1 pin is used as a serial data output pin.

The flags that control the clock I/O control block and data I/O control block are allocated to the serial I/O1 mode selection register.

Figure 16-17 shows the configuration and function of the serial I/O1 mode selection register.

Table 16-7 shows the set status of each pin.

As shown in this table, flags that set the input or output mode of each pin must also be manipulated in addition to the control flags of the serial interface, in order to set each pin.

Read/Write Name Flag symbol Address b3 | b2 | b1 | b0 Serial I/O1 mode selection s s s 1DH R/W 1 (\perp 0 0 0 0 1 1 : 1 C C K K 1 (Z | 1 | 0 Selects shift clock of serial interface 1 0 0 External clock input 0 | 1 187.50 kHz 1 0 375.00 kHz 46.875 kHz 1 1 1 Selects function of P0B1/SO1 pin General-purpose I/O port 1 Serail data output pin Start or stops operation of serial communication 0 Stops (wait status) 1 Starts Power-ON reset 0 0 0 0 WDT&SP reset 0 0 ¥ CE reset 0 0 0 0 0 Clock stop 0 0 | 0 0

Figure 16-17. Configuration of Serial I/O1 Mode Selection Register

16.3.3 Clock counter

The clock counter is a wrap-around counter that counts the rising edges of the clock.

Because this counter directly reads the status of the clock pin, whether the clock is an internal clock or external clock cannot be identified.

The contents of the clock counter cannot be directly read by software.

Table 16-7. Status of Each Pin Set by Control Flag

	Each Flag					Pin				
Communication mode	S	Setting of SIO1 pin	S I O 1 C K 1	S O 1 C K 0	Clock setting	Pin name	P 0 B B I O 2	P 0 B B I O 1	P 0 B B I O 0	Set status of pin
3-wire serial I/O		 	0	0	External clock	SCK1/P0B2	0			Wait: General-purpose input port Wait released: External clock input
Serial I/O		 	0	1	 Internal clock		1			Wait: General-purpose output port Wait released: External clock input Wait released: General-purpose output port
		 	1	0	 		0			General-purpose input port
			1	1	 		1			Wait: High-level output Wait released: Internal clock output
	0	General-		 	 	SO1/P0B1	! !	0		General-purpose input port
		purpose port		! !	 			1		General-purpose output port
	1	Serial output		 	 			0		General-purpose input port
		; 		; ! !	i 		1	1		Serial data output
		 		!	 	SI1/P0B0	!	 	0	Serial data intput
		! 		: 	! 		I I		1	General-purpose output port

16.3.4 Presettable shift register 1

Presettable shift register 1 is an 8-bit shift register that writes serial out data and reads serial in data.

This register writes or reads data via data buffer.

It outputs the contents of the most significant bit (MSB) from the serial data I/O pin in synchronization with the falling edge of the shift clock (during transmission operation), and reads data to the least significant bit (LSB) in synchronization with the rising edge of the serial clock.

Figure 16-18 shows the configuration of the presettable shift register 1.

Data buffer DBF3 DBF2 DBF1 DBF0 Don't care Don't care Transfer data GETNote 8 PUTNote Peripheral register Peripheral Name b₅ b₄ b₃ b₂ b₁ b₀ Symbol b₇ b₆ register Presettable SIO1SFR 04H L Μ shift register 1 s s В В Valid data Sets serial out data and reads serial in data D7 D6 D5 D4 D3 D2 D1 D0 $D7 \leftarrow D6 \leftarrow D5 \leftarrow D4 \leftarrow D3 \leftarrow D2 \leftarrow D1 \leftarrow D0$ - Serial out Serial in -

Figure 16-18. Configuration of Presettable Shift Register 1

Note Data may be destroyed if the PUT or GET instruction is executed during serial communication. For details, refer to **16.3.7 Cautions on setting and reading data**.

16.3.5 Wait control block

The wait control block keeps communication waiting or releases communication from the wait status.

Serial communication is started when communication is released from the wait status by using the SIO1TS flag of the serial I/O1 mode selection register.

Communication is set in the wait status eight clocks after the wait status has been released and communication has been started.

The communication status can be detected by using the SIO1TS flag. To do so, detect the status of the SIO1TS flag after setting this flag to "1".

If "0" is written to the SIO1TS flag when communication is released from the wait status, the wait status is set. This wait status is called forced wait status.


For the configuration of the serial I/O1 mode selection register, refer to Figure 16-17.

16.3.6 Operation of serial interface 1

(1) Timing chart

Figure 16-19 shows the timing chart.

Figure 16-19. Timing Chart of Serial Interface 1



- <1> Initial status (general-purpose input port)
- <2> Sets transmission status of master/releases wait status
- <3> Wait timing
- <4> Releases wait status again
- <5> Interrupt issuance timing

(2) Operation of clock counter

The value of the clock counter is incremented from the initial value "0" each time the rising of the clock pin has been detected.

The value of the clock counter returns to "0" after it has reached "8", and the clock counter continues counting. The clock counter is also reset in the following cases.

- · At reset (power-ON reset, WDT&SP reset, CE reset)
- · On execution of clock stop instruction
- If "0" is written to SIO1TS flag

(3) Wait operation and cautions

When the wait status is released, serial data is output (during transmission operation) at the falling of the next clock, and the wait status is released at the eighth clock.

After eight clocks have been output, the shift clock pin is made high, and the operations of the clock counter and presettable shift register 1 are stopped.

The value of the presettable shift register 1 cannot be read correctly if it is read while the wait status is released and while the shift clock pin is high.

Correct data cannot be written to the presettable shift register 1 while the wait status is released and while the shift clock pin is low.

If the forced wait status is specified while the wait status is released, the forced wait status is set as soon as "0" has been written to the SIO1TS flag, and the clock counter is reset.

(4) Interrupt request issuance timing

An interrupt request is issued at the rising of the shift clock when the value of the clock counter is "8".

(5) Shift clock generation timing


(a) On releasing wait status from initial status

The initial status is the status when the P0B2/SCK1 pin is set in the output mode and the internal clock operation is selected.

In the wait status, a high level is output to the shift clock pin.

The wait status can be released and a clock can be selected at the same time.


Figure 16-20. Shift Clock Generation Timing of Serial Interface 1 (1/4)



(b) When wait operation is performed (normal operation)


<1> If wait status is set at the 8th clock (normal operation)

Figure 16-20. Shift Clock Generation Timing of Serial Interface 1 (2/4)



<2> If forced wait is set in wait status


Figure 16-20. Shift Clock Generation Timing of Serial Interface 1 (3/4)




<3> If forced wait is set after wait status has been released

Note that the clock counter is reset.

Figure 16-20. Shift Clock Generation Timing of Serial Interface 1 (4/4)



a + b = 1/2 fsc



a + b = 1/2fsc

<4> If wait status is released when it has been already released

The clock output waveform is not affected. The clock counter is not reset.

16.3.7 Cautions on setting and reading data

Data is set to the presettable shift register 1 by using the "PUT SIO1SFR, DBF" instruction.

To read the data of this register, the "GET DBF, SIO1SFR" instruction is used.

Set or read data of the register in the wait status. If the wait status is released, data may not be correctly set or read depending on the status of the shift clock pin.

The following table shows the data setting and reading timing, and points to be noted.

Table 16-8. Reading and Writing Data of Presettable Shift Register and Cautions

Status o	n Execution	Status of Shift	Serial I/O Mode
of PI	JT/GET	Clock Pin	
Wait	Read (GET)	External clock:	Normal write
status	Write (PUT)	floating	Normal write
		Internal clock:	Outputs contents of MSB when wait status is released next time and shift clock
		output latch	pin falls (during transmission)
		(always high)	
			H ————————————————————————————————————
			Data 0 X MSB PUT SIO1SFR, DBF Wait released
Wait	Read (GET)	High level	Cannot be read normally
released			Contents of SIO1SFR are lost
status		Low level	Normal write
	Write (PUT)	High level	Normal write
			Outputs contents of MSB at which PUT instruction has been executed.
			Clock counter is not reset
			Clock L Data 0 PUT SIO1SFR, DBF
		Low level	Cannot be read normally
			Contents of SIO1SFR are lost

16.3.8 Operation mode and operation of each part

Tables 16-9 outlines the operations of the 3-wire serial I/O mode.

Table 16-9. Outline of Operation of Serial Interface 1

Operation Mode		3-Wire Serial I/O Mode							
Item		Slave o	peration	Master operation					
		(SIO1CK1 = \$	SIO1CK0 = 0)	(SIO1CK1 = SIO1CK0 = other than 0)					
Status of	P0B2/SCK1	During wait	Wait released	During wait	Wait released				
each pin		(SIO1TS = 0)	(SIO1TS = 1)	(SIO1TS = 0)	(SIO1TS = 1)				
		When P0BBIO2 = 0	When P0BBIO2 = 0	When P0BBIO2 = 0	When P0BBIO2 = 0				
		Floating	Floating	Floating	Floating				
		General-purpose	Waits for input of	General-purpose	General-purpose input port				
		input port	external clock	input port					
		When P0BBIO2 = 1	When P0BBIO2 = 1	When P0BBIO2 = 1	When P0BBIO2 = 1				
		General-purpose	General-purpose	General-purpose	Outputs internal clock				
		output port	output port	output port					
		Outputs contents of	Outputs contents	Outputs high level					
		output latch	of output latch						
	P0B1/SO1	SIO1HIZ = 0	SIO1HIZ = 1	SIO1HIZ = 0	SIO1HIZ = 1				
		When P0BBIO1 = 0	When P0BBIO1 = 0	When P0BBIO1 = 0	When P0BBIO1 = 0				
		Floating	Floating	Floating	Floating				
		General-purpose	General-purpose	General-purpose	General-purpose				
		input port	input port	input port	input port				
		When P0BBIO1 = 1	When P0BBIO1 = 1	When P0BBIO1 = 1	When P0BBIO1 = 1				
		General-purpose	Outputs data	General-purpose	Outputs data				
		output port		output port					
		Outputs contents of		Outputs contents of					
P0B0/SI1		output latch		output latch					
		When P0BBIO0 = 0							
		Floating							
		Waits for input of serial data							
		When P0BBIO0 = 1							
		General-purpose output port							
		Outputs contents of output latch							
Clock counter		Incremented at rising of SCK1 pin							
Operation of	Output	SIO1HIZ = 0							
presettable		Not output							
shift register 1		SIO1HIZ = 1							
		Shifted from MSB each time SCK1 pin falls and is output							
	Input	Shifted from LSB each time SCK1 pin rises and is input.							
		SI1 pin outputs contents of output latch when P0BBIO0 = 1							

16.3.9 Status of serial interface 1 at reset

(1) At power-ON reset

Each pin is set in the general-purpose input port mode.

The contents of presettable shift register 1 are undefined.

(2) At WDT&SP reset

Each pin is set in the general-purpose input port mode.

The contents of presettable shift register 1 are undefined.

(3) On execution of clock stop instruction

Each pin is set in the general-purpose I/O port mode and remains in the previous input or output mode.

The contents of presettable shift register 1 are undefined.

(4) At CE reset

Each pin is set in the general-purpose I/O port mode and remains in the previous input or output mode.

The contents of presettable shift register 1 are undefined.

(5) In halt status

Each pin retains its set status.

Output of the internal clock is stopped in the status where the HALT instruction is executed.

When an external clock is used, the operation continues even if the HALT instruction is executed.

Presettable shift register 1 retains the previous contents.

17. PLL FREQUENCY SYNTHESIZER

The PLL (Phase Locked Loop) frequency synthesizer is used to lock a frequency in the MF (Medium Frequency), HF (High Frequency), and VHF (Very High Frequency) to a constant frequency by means of phase difference comparison.

17.1 Outline of PLL Frequency Synthesizer

Figure 17-1 outlines the PLL frequency synthesizer. A PLL frequency synthesizer can be configured by connecting an external lowpass filter (LPF) and voltage controlled oscillator (VCO).

The PLL frequency synthesizer divides a signal input from the VCOH or VCOL pin by using a programmable divider and outputs a phase difference between this signal and a reference frequency from the EO0 and EO1 pins.

The PLL frequency synthesizer operates only while the CE pin is high. It is disabled when the CE pin is low. For the details of the disabled status of the PLL frequency synthesizer, refer to 17.5 PLL Disabled Status.




Figure 17-1. Outline of PLL Frequency Synthesizer

Note External circuit

- **Remarks 1.** PLLMD1 and PLLMD0 (bits 1 and 0 of PLL mode selection register: refer to **Figure 17-3**) selects a division mode of the PLL frequency synthesizer.
 - 2. PLLSCNF (bit 3 of PLL mode selection register: refer to **Figure 17-3**) selects the least significant bit of the swallow counter.
 - PLLRFCK3 through PLLRFCK0 (bits 3 through 0 of PLL reference frequency selection register: refer
 to Figure 17-6) selects a reference frequency fr of the PLL frequency synthesizer.
 - 4. PLLUL (bit 0 of PLL unlock FF register: refer to Figure 17-9) detects the PLL unlock FF status.

17.2 Input Selection Block and Programmable Divider

17.2.1 Configuration and function of input selection block and programmable divider

Figure 17-2 shows the configuration of the input selection block and programmable divider.

The input selection block selects an input pin and division mode of the PLL frequency synthesizer.

The VCOH or VCOL pin can be selected as the input pin.

The voltage on the selected pin is at the intermediate level (approx. 1/2 VDD). The pin not selected is internally pulled down.

Because these pins are connected to an internal AC amplifier, cut the DC component of the input signal by connecting a capacitor in series to the pin.

Direct division mode and pulse swallow mode can be selected as division modes.

The programmable divider divides the frequency of the input signal according to the value set to the swallow counter and programmable counter.

The pin and division mode to be used are selected by the PLL mode selection register.

Figure 17-3 shows the configuration of the PLL mode selection register.

The value of the programmable divider is set by using the PLL data register via data buffer.

DBF PLLMD1 flag PLLMD0 flag PLL data register 12 bits 4 bits 4 vсон (⊙) 0 2-modulus prescaler wallow counter 12 1/32, 1/33 5 bits \circ 0 rogrammable counter 12 hits To Ø-DET 0 VCOL (() PLL disable signal

Figure 17-2. Configuration of Input Selection Block and Programmable Divider

Note PLLSCNF flag

Name Flag symbol Address Read/Write b₃ b₂ b₁ b₀ P P 0 10H R/W PLL mode selection L L L Li L L s M I M С D D 1 0 Ν F Selects division mode of PLL frequency synthesizer Disables VCOL and VCOH pins 0 0 0 1 Direct division (VCOL pin, MF mode) 1 | 0 Pulse swallow (VCOH pin, VHF mode) Pulse swallow (VCOL pin, HF mode) 1 : Fixed to 0 Selects least significant bit of swallow counter 0 Clears least significant bit to 0 1 Sets least significant bit to 1 Power-ON reset U 0 0 0 0 0 WDT&SP reset Ŧ CE reset 1 R 0 | 0 R 0 0 Clock stop

Figure 17-3. Configuration of PLL Mode Selection Register

U: Undefined R: Retained

17.2.2 Outline of each division mode

(1) Direct division mode (MF)
In this mode, the VCOL pin is used.

The VCOH pin is pulled down.

In this mode, only the programmable counter is used for frequency division.

(2) Pulse swallow mode (HF)

In this mode, the VCOL pin is used.

The VCOH pin is pulled down.

In this mode, the swallow counter and programmable counter are used for frequency division.

(3) Pulse swallow mode (VHF)

In this mode, the VCOH pin is used.

The VCOL pin is pulled down.

In this mode, the swallow counter and programmable counter are used for frequency division.

(4) VCOL and VCOH pin disabled

In this mode, only the VCOL and VCOH pins are internally pulled down, but the other blocks operate.

17.2.3 Programmable divider and PLL data register

The programmable divider consists of a 5-bit swallow counter and a 12-bit programmable counter. Each counter is a 17-bit binary down counter.

The programmable counter is allocated to the high-order 12 bits of the PLL data register, and the swallow counter is allocated to the low-order 4 bits. Data are set to these counters via data buffer.

The least significant bit of the swallow counter sets data to the PLLSCNF flag of the control register.

The value by which the input signal frequency is to be divided is called "N value".

For how to set a division value (N value) in each division mode, refer to 17.6 Using PLL Frequency Synthesizer.

(1) PLL data register and data buffer

Figure 17-4 shows the relationships between the PLL data register and data buffer.

In the direct division mode, the high-order 12 bits of the PLL data register are valid, and all 17 bits of the register are valid in the pulse swallow mode.

In the direct division mode, all 12 bits are used as a programmable counter.

In the pulse swallow mode, the high-order 12 bits are used as a programmable counter, and the low-order 5 bits are used as a swallow counter.

(2) Relationship between division value N of programmable divider and divided output frequency

The relationship between the value "N" set to the PLL data register and the signal frequency "fn" divided and output by the programmable divider is as shown below.

For details, refer to 17.6 Using PLL Frequency Synthesizer.

(a) Direct division mode (MF)

$$f_{IN} = \frac{f_{IN}}{N}$$
 N: 12 bits

(b) Pulse swallow mode (HF, VHF)

$$f_{IN} = \frac{f_{IN}}{N}$$
 N: 17 bits

Data buffer DBF3 DBF2 DBF1 DBF0 Transfer data GET 16 PUT Peripheral register Register file Peripheral address Name Name $|b_{15}|b_{14}|b_{13}|b_{12}|b_{11}|b_{10}|b_{9}|b_{8}|b_{7}|b_{6}|b_{5}|b_{4}|b_{3}|b_{2}|b_{1}|b_{0}|Symbol|$ b3 b2 b1 b0 address POPP PLL data PLLR 42H 10H PLL mode | L| L İLİL s MM С D¦D Valid data Ν 1 0 Sets high-order 16 bits of division value Sets least significant bit of division value Note $b_{15} \begin{bmatrix} b_{14} \\ b_{13} \end{bmatrix} b_{12} \begin{bmatrix} b_{11} \\ b_{10} \end{bmatrix} b_9 \begin{bmatrix} b_8 \\ b_7 \end{bmatrix} b_6 \begin{bmatrix} b_5 \\ b_5 \end{bmatrix} b_4 \begin{bmatrix} b_3 \\ b_2 \end{bmatrix} b_1 \begin{bmatrix} b_0 \\ b_3 \end{bmatrix} b_2$ b16 | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 N value data (17 bits) Sets division value (N value) of PLL frequency synthesizer 0 don't care Direct division Setting prohibited 15 (00FH) don't care 16 (010H) don't care Х don't care Division value N: N = x212-1 (FFFH) don't care 0 Pulse swallow mode Setting prohibited 1023 (3FFH) 1024 (400H) х Division value N: N = x2¹⁷-1 (1FFFFH)

Figure 17-4. Setting Division Value (N Value) of PLL Frequency Synthesizer

Note The value of PLLSCNF flag is transferred when a write (PUT) instruction is executed to the PLL data register (PLLR). Therefore, data must be set to the PLLSCNF flag before executing the write instruction to the PLL data register.

259

17.3 Reference Frequency Generator

Figure 17-5 shows the configuration of the reference frequency generator.

The reference frequency generator generates the reference frequency "fr" of the PLL frequency synthesizer by dividing the 4.5 MHz output of a crystal oscillator.

Thirteen frequencies can be selected as reference frequency fr: 1, 1.25, 2.5, 3, 5, 6.25, 9, 10, 12.5, 18, 20, 25, and 50 kHz.

The reference frequency fr is selected by the PLL reference frequency selection register.

Figure 17-6 shows the configuration and function of the PLL reference frequency selection registerion.

PLLRFCK3 flag
PLLRFCK1 flag
PLLRFCK0 flag

MUX

1 kHz

1.25 kHz

Divider

Divider

To \$\phi\$-DET

PLL disable signal

Figure 17-5. Configuration of Reference Frequency Generator

Figure 17-6. Configuration of PLL Reference Frequency Selection Register

Name	Flag symbol		Address	Read/Write			
	bз	b ₂	b ₁	bo			
PLL reference	Р	Р	Р	Р	11H	R/W	
frequency selection	L	L	L	L			
	L	L	L	L			
	R	R	R	R			
	F	F	F	F			
	С	С	С	С			
	ĸ	ĸ	K	К			
	3	2	1	0			
	L						•
				-	s	ets reference fre	quency f _r of PLL frequency synthesizer
	О	0	0	0	1.25 kHz		
	0	0	0	1	2.5 kHz		
	0	0	1	0	5 kHz		
	0	0	1	1	10 kHz		
	0	1	0	0	6.25 kHz		
	0	1	0	1	12.5 kHz		
	0	1	1	0	25 kHz		
	0	1	1	1	50 kHz		
	1	0	0	0	3 kHz		
	1	0	0	1	9 kHz		
	1	0	1	0	18 kHz		
	1	0	1	1	Setting prohibi	ted	
	1	1	<u> </u>	0	1 kHz		
	1	1	0	1	20 kHz		
	1	1	1	0	Setting prohibi	ted	
	1	1	1	1	PLL disable		

 	Power-ON reset	1	1	1	1
At reset	WDT&SP reset	1	1	1	1
×	CE reset	1	1	1	1
Clo	ock stop	1	1	1	1

Remark When the PLL frequency synthesizer is disabled by the PLL reference frequency selection register, the VCOH and VCOL pins are internally pulled down. The EO1 and EO0 pins are floated.

17.4 Phase Comparator (ϕ -DET), Charge Pump, and Unlock FF

17.4.1 Configuration of phase comparator, charge pump, and unlock FF

Figure 17-7 shows the configuration of the phase comparator, charge pump, and unlock FF.


The phase comparator compares the phase of the divided frequency " f_N " output by the programmable divider with the phase of the reference frequency " f_N " output by the reference frequency generator, and outputs an up (\overline{UP}) or down (\overline{DW}) request signal.

The charge pump outputs the output of the phase comparator from an error out pin (EO1 and EO0 pins).

The unlock FF detects the unlock status of the PLL frequency synthesizer.

17.4.2 through 17.4.4 describe the operations of the phase comparator, charge pump, and unlock FF.

Figure 17-7. Configuration of Phase Comparator, Charge Pump, and Unlock FF



17.4.2 Function of phase comparator

As shown in Figure 17-7, the phase comparator compares the phases of the divided frequency "f_N" output by the programmable divider and the reference frequency "fr", and outputs an up or down request signal.


If the divided frequency f_N is lower than reference frequency f_N , the up request signal is output. If f_N is higher than f_N , the down request signal is output.

Figure 17-8 shows the relationship between reference frequency fr, divided frequency f_N , up request signal, and down request signal.


When the PLL frequency synthesizer is disabled, neither the up request nor the down request signal is output. The up and down request signals are input to the charge pump and unlock FF, respectively.

Figure 17-8. Relationship between fr, fn, $\overline{\text{UP}}$, and $\overline{\text{DW}}$


(a) If fn lags behind fr




(b) If fn leads fr



(c) If fn and fr are in phase



(d) If fn is lower than fr



17.4.3 Charge pump

As shown in Figure 17-7, the charge pump outputs the up request and down request signals output by the phase comparator, from the error out pins (EO1 and EO0 pins).

Therefore, the relationship between the output of the error out pins, divided frequency f_N and reference frequency fr is as follows:

Where reference frequency fr > divided frequency fn: Low-level output

Where reference frequency fr < divided frequency fn: High-level output

Where reference frequency fr = divided frequency fn: Floating

17.4.4 Unlock FF

As shown in Figure 17-7, the unlock FF detects the unlock status of the PLL frequency synthesizer from the up request and down request signals of the phase comparator.

Because either the up request or down request signal is low in the unlock status, the unlock status is detected by this low-level signal.

In the unlock status, the unlock FF is set to 1.

The unlock FF is set in the cycle of the reference frequency fr selected at that time. When the contents of the PLL unlock FF register are read (by the PEEK instruction), the unlock FF is reset (Read & Reset).

Therefore, the unlock FF must be detected in a cycle longer than cycle 1/fr of the reference frequency fr.

The status of the unlock FF is detected by the PLL unlock FF register. Figure 17-9 shows the configuration of the PLL unlock FF register.

Because this register is a read-only register, its contents can be read to the window register by the "PEEK" instruction.

Because the unlock FF is set in a cycle of the reference frequency fr, the contents of the PLL unlock FF register are read to the window register in a cycle longer than cycle 1/fr of the reference frequency.

The delay time of the up and down request signals of the phase comparator are fixed to 0.8 to 1.0 µs.

Name Flag symbol Address Read/Write b₃ b₂ b₁ b₀ 0 0 0 P R & Reset PLL unlock FF 12H Detects status of unlock FF Unlock FF = 0: PLL locked status Unlock FF = 1: PLL unlocked status Fixed to 0 Power-ON reset 0 0 0 0 ļυ WDT&SP reset CE reset R R Clock stop

Figure 17-9. Configuration of PLL Unlock FF Register

17.5 PLL Disabled Status

The PLL frequency synthesizer stops (is disabled) while the CE pin is low.

Likewise, it also stops when PLL disabled status is selected by the PLL reference frequency register (RF address 11H).

Table 17-1 shows the operation of each block in the PLL disabled status.

When the VCOL and VCOH pins are disabled by the PLL mode selection register, only the VCOL and VCOH pins are internally pulled down, and the other blocks operate.

Because the PLL frequency selection register and PLL mode selection register are not initialized at CE reset (hold the previous status), these registers return to the previous status when the CE pin has gone low, the PLL frequency synthesizer has been disabled, and then CE pin has gone high.

To disable the PLL frequency synthesizer at CE reset, initialize these registers in software.

At power-ON reset, the PLL frequency synthesizer is disabled.

Table 17-1. Operation of Each Block under Each PLL Disable Condition

Condition	CE Pin = Low Level	CE Pin = High Level			
Each Block	(PLL disabled)	PLL reference frequency selection register = 1111B (PLL disabled)	PLL mode selection register = 0000B (VCOH and VCOL disabled)		
VCOL, VCOH pins	Internally pulled down	Internally pulled down	Internally pulled down		
Programmable divider	Division stopped	Division stopped	Operates Operates		
Reference frequency generator	Output stopped	Output stopped			
Phase comparator	Output stopped	Output stopped			
Charge pump	Error out pins are floated	Error out pins are floated	Operates. However, usually outputs low level because no signal is input		

17.6 Using PLL Frequency Synthesizer

To control the PLL frequency synthesizer, the following data is necessary.

(1) Division mode : Direct division (MF), pulse swallow (HF, VHF)

(2) Pins used : VCOL and VCOH pins

(3) Reference frequency: fr(4) Division value: N

17.6.1 through 17.6.3 below describe how to set PLL data in each division mode (MF, HF, and VHF).

17.6.1 Direct division mode (MF)

(1) Selecting division mode

Select the direct division mode by using the PLL mode selection register.

(2) Pins used

The VCOL pin is enabled to operate when the direct division mode is selected.

(3) Selecting reference frequency fr

Select the reference frequency by using the PLL reference frequency selection register.

(4) Calculation of division value N

Calculate N as follows:

$$N = \frac{f_{VCOL}}{fr}$$

fvcoL: Input frequency of VCOL pin

fr : Reference frequency

(5) Example of setting PLL data


How to set data to receive broadcasting in the following MW band is described below.

Reception frequency : 1422 kHz (MW band)

Reference frequency : 9 kHz
Intermediate frequency : +450 kHz
Division value N is calculated as follows:

$$N = \frac{f_{VCOL}}{fr} = \frac{1422 + 450}{9} = 208 \text{ (decimal)}$$
$$= 0D0H \text{ (hexadecimal)}$$

Set data to the PLL data register, PLL mode selection register, and PLL reference frequency selection register as follows:



Note 1	se	L mod electio egiste	n	PLL reference frequency selection register				
Note 2	0	0	1	1	1	0	1	
		MF		9 kHz				

Notes 1. PLLSCNF flag

2. don't care

17.6.2 Pulse swallow mode (HF)

(1) Selecting division mode

Select the pulse swallow mode by using the PLL mode selection register.

(2) Pins used

The VCOL pin is enabled to operate when the pulse swallow mode is selected.

(3) Selecting reference frequency fr

Select the reference frequency by using the PLL reference frequency selection register.

(4) Calculation of division value N

Calculate N as follows:

$$N = \frac{f_{VCOL}}{fr}$$

fvcoL: Input frequency of VCOL pin

fr : Reference frequency

(5) Example of setting PLL data

How to set data to receive broadcasting in the following SW band is described below.

Reception frequency : 25.50 MHz (SW band)

Reference frequency : 5 kHz
Intermediate frequency: +450 kHz
Division value N is calculated as follows:


$$N = \frac{f_{VCOL}}{fr} = \frac{25500 + 450}{5} = 5190 \text{ (decimal)}$$

= 1446H (hexadecimal)

Set data to the PLL data register, PLL mode selection register, and PLL reference frequency selection register as follows:

Caution The division value N is 17 bits long when the pulse swallow mode is selected, and the least significant bit of the swallow counter is the bit 3 of the PLL mode selection register (PLLSCNF).

To set "1446H" as the division value N, the value to be actually set to the PLL data register is "0A23H".



Note PLLSCNF flag

17.6.3 Pulse swallow mode (VHF)

(1) Selecting division mode

Select the pulse swallow mode by using the PLL mode selection register.

(2) Pins used

The VCOH pin is enabled to operate when the pulse swallow mode is selected.

(3) Selecting reference frequency fr

Select the reference frequency by using the PLL reference frequency selection register.

(4) Calculation of division value N

Calculate N as follows:

$$N = \frac{fvcoh}{fr}$$

fvcon: Input frequency of VCOH pin

fr : Reference frequency

(5) Example of setting PLL data

How to set data to receive broadcasting in the following FM band is described below.

Reception frequency : 98.15 MHz (FM band)


Reference frequency : 50 kHz
Intermediate frequency : +10.7 MHz
Division value N is calculated as follows:

$$N = \frac{\text{fvcoH}}{\text{fr}} = \frac{98.15 + 10.7}{0.050} = 2177 \text{ (decimal)}$$
$$= 0881 \text{H (hexadecimal)}$$

Set data to the PLL data register, PLL mode selection register, and PLL reference frequency selection register as follows:

Caution The division value N is 17 bits long when the pulse swallow mode is selected, and the least significant bit of the swallow counter is the bit 3 of the PLL mode selection register (PLLSCNF).

To set "0881H" as the division value N, the value to be actually set to the PLL data register is "0440H".



Note PLLSCNF flag

Note that data must be set to the PLLSCNF flag before a write (PUT) instruction is executed to the PLL data register (PLLR).

Example

SET1	PLLSCNF
MOV	DBF0, #0
MOV	DBF1, #4
MOV	DBF2, #4
PUT	PLLR. DBF

17.7 Status at Reset

17.7.1 At power-ON reset

The PLL frequency synthesizer is disabled because the PLL reference frequency selection register is initialized to 1111B.

17.7.2 At WDT&SP reset

The PLL frequency synthesizer is disabled because the PLL reference frequency selection register is initialized to 1111B.

17.7.3 On execution of clock stop instruction

The PLL frequency synthesizer is disabled because the PLL reference frequency selection register is initialized to 1111B.

17.7.4 At CE reset

The PLL frequency synthesizer is disabled because the PLL reference frequency selection register is initialized to 1111B.

17.7.5 In halt status

The set status is retained if the CE pin is high.

18. FREQUENCY COUNTER

18.1 Outline of Frequency Counter

Figure 18-1 outlines the frequency counter.

The frequency counter has an IF counter function to count the intermediate frequency (IF) of an external input signal and an external gate counter (FCG: Frequency Counter for external Gate signal) to detect the pulse width of an external input signal.

The IF counter function counts the frequency input to the P1C0/FMIFC or P1C1/AMIFC pin at fixed intervals (1 ms, 4 ms, 8 ms, or open) by using a 16-bit counter.

The external gate counter function counts the frequency of the internal clock (1 kHz, 100 kHz, 900 kHz) from the rising to the falling of the signal input to the P2A1/FCG1 or P2A0/FCG0 pin.

The IF counter and external gate counter functions cannot be used at the same time.




Figure 18-1. Outline of Frequency Counter

- **Remarks 1.** FCGCH1 and FCGCH0 (bits 1 and 0 of FCG channel selection register: refer to **Figure 18-4**) select the pin used for the external gate counter function.
 - 2. IFCMD1 and IFCMD0 (bits 3 and 2 of IF counter mode selection register: refer to **Figure 18-3**) select the IF counter or external gate counter function.
 - 3. IFCCK1 and IFCCK0 (bits 1 and 0 of IF counter mode selection register: refer to Figure 18-3) select the gate time of the IF counter function and the reference frequency of the external gate counter function.
 - **4.** IFCSTRT (bit 1 of IF counter control register: refer to **Figure 18-6**) control starting of the IF counter and external gate counter functions.
 - **5.** IFCGOSTT (bit 0 of IF counter gate status detection register: refer to **Figure 18-7**) detects opening/ closing the gate of the IF counter function.
 - IFCRES (bit 0 of IF counter control register: refer to Figure 18-6) reset the count value of the IF counter.

18.2 Input/Output Selection Block and Gate Time Control Block

Figure 18-2 shows the configuration of the input/output selection block and gate time control block.

The input/output selection block consists of an IF counter input selection block and FCG I/O selection block.

The IF counter input selection block selects whether the frequency counter is used as an IF counter or an external gate counter, by using the IF counter mode register. When the frequency counter is used as the IF counter, either P1C0/FMIFC or P1C1/AMIFC pin and a count mode are selected. The pin not used for the IF counter is used as a general-purpose input port pin.

The FCG I/O selection block selects the P2A1/FCG1 or P2A0/FCG0 pin by using the FCG channel selection register, when the frequency counter is used as the external gate counter. The pin not used is used as a general-purpose I/O port pin.

When using the frequency counter as the external gate counter, the pin to be used must be set in the input mode by using the port 2A bit I/O selection register. This is because the pin is set in the general-purpose output port mode if it is set in the output mode even if the external gate counter function is selected by the IF counter mode selection register and FCG channel selection register.

The gate time control block selects gate time by using the IF counter mode selection register when the frequency counter is used as the IF counter, or a count frequency when the frequency counter is used as the external gate counter.

Figure 18-3 shows the configuration of the IF counter mode selection register.

Figure 18-4 shows the configuration of the FCG channel selection register.

FCGCH1 flag IFCMD1 flag FCGCH0 flag IFCMD0 flag P2A1/FCG1 (O **FCG** Selecto 0 Gate signal P2A0/FCG0 (O 0 Gate signal I/O port generator IFCCK1 flag To start/stop control Selector IFCCK0 flag block P1C0/FMIFC (O 1/2 Frequency generato O Frequency P1C1/AMIFC (O 0 **FMIFC AMIFC** Input port

Figure 18-2. Configuration of I/O Selection Block and Gate Time Control Block

Name Flag symbol Address Read/Write bз b2 b₁ b₀ 1 1 22H R/W IF counter mode selection FİF c c CIC D D KK 1 0 1 0 Selects gate time of IF counter and reference frequency of external gate counter Reference frequency of external gate counter Gate time of IF counter 0 0 1 ms 1 kHz 0 | 1 4 ms 100 kHz 1 | 0 8 ms 900 kHz 1 1 Open Setting prohibited Selects function of IF counter or external gate counter 0 0 External gate counter (FCG) 0 1 IF counter (AMIFC pin, AMIF count mode) 1 0 IF counter (FMIFC pin, FMIF count mode, 1/2 division) 1 1 IF counter (FMIFC pin, AMIF count mode) Power-ON reset 0 0 0 0 0 WDT&SP reset 0 0 0 ₹ CE reset 0 0 0 0

Figure 18-3. Configuration of IF Counter Mode Selection Register

Caution The IF counter and external gate counter functions cannot be used at the same time.

Clock stop

0 0 0 0

Read/Write Name Flag symbol Address b₃ b₂ b₁ b₀ FCG channel selection FF 20H R/W c c G G c c н∮н 1 0 Selects pin used for FCG 0 0 FCG not used (general-purpose I/O port) 0 | 1 P2A0/FCG0 pin P2A1/FCG1 pin Setting prohibited 1 | 1 Fixed to 0 0 0 0 0 Power-ON reset At reset WDT&SP reset 0 0 CE reset 0 0 Clock stop 0 | 0

Figure 18-4. Configuration of FCG Channel Selection Register

18.3 Start/Stop Control Block and IF Counter

18.3.1 Configuration of start/stop control block and IF counter

Figure 18-5 shows the configuration of the start/stop control block and IF counter.

The start/stop control block starts the frequency counter or detects the end of counting.

The counter is started by the IF counter control register.

The end of counting is detected by the IF counter gate status detection register. When the external gate counter function is used, however, the end of counting cannot be detected by the IF counter gate status detection register.

Figure 18-6 shows the configuration of the IF counter control register.

Figure 18-7 shows the configuration of the IF counter gate status detection register.

18.3.2 and 18.3.3 describe the gate operation when the IF counter function is selected and that when the external gate counter function is selected.

The IF counter is a 16-bit binary counter that counts up the input frequency when the IF counter function or external gate counter function is selected.

When the IF counter function is selected, the frequency input to a selected pin is counted while the gate is opened by an internal gate signal. The frequency count is counted without alteration in the AMIF count mode. In the FMIF counter mode, however, the frequency input to the pin is halved and counted.

When the external gate counter function is selected, the internal frequency is counted while the gate is opened by the signal input to the pin.


When the IF counter counts up to FFFFH, it remains at FFFFH until reset.

The count value is read by the IF counter data register (IFC) via data buffer.

The count value is reset by the IF counter control register.

Figure 18-8 shows the configuration of the IF counter data register.

Figure 18-5. Configuration of Start/Stop Control Block and IF Counter



Name Flag symbol Address Read/Write b3 b2 b₁ b₀ 0 0 1 1 w IF counter control 23H FF С si Ε R¦S T Resets data of IF counter and external gate counter Nothing is affected 1 Resets counter Start IF counter and external gate counter 0 Nothing is affected 1 Resets counter Fixed to 0 Power-ON reset 0 0 0 0 At reset WDT&SP reset 0 0 CE reset 0 0 0 ! 0 Clock stop

Figure 18-6. Configuration of IF Counter Control Register

Read/Write Name Flag symbol Address b₁ b2 bо IF counter gate status detection 0 0 0 1 21H R F С G 0 S Т Т Detects opening/closing of gate of frequency counter When external gate counter function is selected When IF counter function is selected Sets IFCSTRT flag to "1" and is set to Sets IFCSTRT flag to "1" and is set to 1 until gate is closed 1 while gate is open, regardless of input of P2A0/FCG0 and P2A1/FCG1 pins Fixed to "0" Power-ON reset 0 0 0 0 WDT&SP reset Ŧ CE reset 0 Clock stop

Figure 18-7. Configuration of IF Counter Gate Status Detection Register

- Cautions 1. Do not read the contents of the IF counter data register (IFC) to the data buffer while the IFCGOSTT flag is set to 1.
 - 2. The gate of the external gate counter cannot be opened or closed by the IFCGOSTT flag. Use the IFCSTRT flag to open or close the gate.

18.3.2 Operation of gate when IF counter function is selected


(1) When gate time of 1, 4, or 8 ms is selected

The gate is opened for 1, 4, or 8 ms from the rising of the internal 1-kHz signal after the IFCSTRT flag has been set to 1, as illustrated below.

While this gate is open, the frequency input from a selected pin is counted by a 16-bit counter.

When the gate is closed, the IFCG flag is cleared to 0.

The IFCGOSTT flag is automatically set to 1 when the IFCSTRT flag is set.




(2) When gate is open

If opening of the gate is selected by the IFCCK1 and IFCCK0 flags, the gate is opened as soon as its opening has been selected, as illustrated below.

If the counter is started by using the IFCSTRT flag while the gate is open, the gate is closed after undefined time.


To open the gate, therefore, do not set the IFCSTRT flag to 1.

However, the counter can be reset by the IFCRES flag.




The gate is opened or closed in the following two ways when opening the gate is selected as the gate time.

(a) Resetting the gate to other than open by using IFCCK1 and IFCCK0 flags



(b) Unselect pin used by using IFCMD1 and IFCMD0 flags

In this way, the gate remains open, and counting is stopped by disabling input from the pin.




18.3.3 Gate operation when external gate counter function is selected

The gate is opened from the rising to the next rising of the signal input to a selected pin after the IFCSTRT flag has been set to 1, as illustrated below.


While the gate is open, the internal frequency (1 kHz, 100 kHz, 900 kHz) is counted by a 16-bit counter.

The IFCGOSTT flag is set to 1 from the rising to the next rising of the external signal after the IFCSTRT flag has been set.

In other words, the opening or closing of the gate cannot be detected by the IFCG flag when the external gate counter function is selected.



If reset and started while gate is open



280

18.3.4 Function and operation of 16-bit counter

The 16-bit counter counts up the frequency input within selected gate time.

The 16-bit counter can be reset by writing "1" to the IFCRES flag of the IF counter control register.

Once the 16-bit counter has counted up to FFFFH, it remains at FFFFH until it is reset.

The following paragraphs (1) and (2) describe the operations when the IF counter function is selected and when the external gate counter function is selected.

The value of the IF counter data register is read via data buffer.

Figure 18-8 shows the configuration and function of the IF counter data register.

(1) When IF counter is selected

The frequency input to the P1C0/FMIFC or P1C1/AMIFC pin is counted while the gate is open. Note, however, that the frequency input to the P1C0/FMIFC is divided by two and counted.

The relationship between count value "x (decimal)" and input frequencies (ffmifc and famifc) is shown below.

• FMIFC

$$f_{\text{FMIFC}} = \frac{x}{t_{\text{GATE}}} \times 2 \text{ (kHz)} \qquad t_{\text{GATE}} \text{ gate time (1 ms, 4 ms, 8 ms)}$$

AMIFO

$$f_{AMIFC} = \frac{x}{f_{GATE}}$$
 (kHz) tgate: gate time (1 ms, 4 ms, 8 ms)

(2) When external gate counter (FCG) is selected

The internal frequency is counted while the gate is opened by the signal input to the P2A1/FCG1 or P2A0/FCG0 pin.

The relationship between the count value "x (decimal)" and the gate width to the input signal is shown below.

$$t_{GATE} = \frac{x}{fr}$$
 (ms) fr: internal frequency (1, 100, 900 kHz)




Figure 18-8. Configuration of IF Counter Data Register

Once the IF counter data register has counted up to FFFFH, it remains at FFFFH until the counter is reset.

18.4 Using IF Counter

The following sections 18.4.1 through 18.4.3 describe how to use the hardware of the IF counter, a program example, and count error.

18.4.1 Using hardware of IF counter

Figure 18-9 shows the block diagram when the P1C0/FMIFC and P1C1/AMIFC pins.


As shown in the figure, the IF counter uses an input pin with an AC amplifier, the DC component of the input signal must be cut with a capacitor.

When the P1C0/FMIFC or P1C1/AMIFC pin is selected for the IF counter function, switch SW turns ON, and the voltage level on each pin reaches about 1/2V_{DD}.

If the voltage has not risen to a sufficient intermediate level at this time, the IF counter does not operate normally because the AC amplifier is not in the normal operating range.

Therefore, make sure that a sufficient wait time elapses after each pin has been specified to be used for the IF counter until counting is started.

Figure 18-9. IF Count Function Block Diagram of Each Pin



18.4.2 Program example of IF counter

A program example of the IF counter is shown below.

As shown in this example, make sure that a wait time elapses after an instruction that selects the P1C0/FMIFC or P1C1/AMIFC pin for the IF counter function has been executed until counting is started.

This is because, as described in 18.4.1, the internal AC amplifier does not operate normally immediately after a pin has been selected for the IF counter.

Example To count the frequency input to the P1C0/FMIFC pin (FMIF count mode) (gate time: 8 ms)

INITFLG IFCMD1, NOT IFCMD0, IFCCK1, NOT IFCCK0

; Selects FMIFC pin (FMIF count mode), and sets gate time to 8 ms

Wait ; Internal AC amplifier stabilization time

SET1 IFCRES ; Resets counter
SET1 IFCSTRT ; Starts counting

LOOP:

SKT1 IFCG0STT ; Detects opening or closing of gate BR READ ; Branches to READ: if gate is closed

Processing A

BR LOOP ; Do not read data of IF counter with this processing A

READ:

GET DBF, IFC ; Reads value of IF counter data register to data buffer

18.4.3 Error of IF counter

The errors of the IF counter include a gate time error and a count error. The following paragraphs (1) and (2) describe each of these errors.

(1) Gate time error

The gate time of the IF counter is created by dividing the 4.5-MHz clock. Therefore, if the system clock is shifted from 4.5 MHz by "+x" ppm, the gate time is shifted by "-x" ppm.

(2) Count error

The IF counter counts frequency by the rising edge of the input signal.

If a high level is input to the pin when the gate is open, therefore, one excess pulse is counted.

If the gate is closed, however, a count error due to the status of the pin does not occur.

Therefore, the count error is +1, 0.

18.5 Using External Gate Counter

18.5.1 Program example of external gate counter

A program example of the external gate counter is shown below.

Example To use the P2A0/FCG0 pin as external gate input pin

INITFLG NOT IFCMD1, NOT IFCMD0, IFCCK1, NOT IFCCK0

; Selects external gate counter function and sets gate

time to 8 ms

INITFLG NOT FCGCH1, FCGCH0; Selects FCG0 pin as external gate input pin

SET1 IFCRES ; Resets counter SET1 IFCSTRT ; Starts counting

LOOP:

SKF1 IFCGOSTT ; Detects opening or closing of gate BR READ ; Branches to READ: if gate is closed

Processing A ; Do not read data of IF counter with this processing A

BR LOOP

READ:

GET DBF, IFC ; Reads value of IF counter data register to data buffer

18.5.2 Error of external gate counter

The errors of the external gate counter include an internal frequency error and a count error. The following paragraphs (1) and (2) describe each of these errors.

(1) Internal frequency error

The internal frequency of the external gate counter is created by dividing the 4.5-MHz clock. Therefore, if the system clock is shifted from 4.5 MHz by "+x" ppm, the gate time is shifted by "-x" ppm.

(2) Count error

The external gate counter counts the frequency by the rising edge of the internal frequency.

If the internal frequency is low when the gate is opened (when the signal input to the pin rises), one excess pulse is counted.

If the gate is closed (when the signal rises next time), the excess pulse is not counted due to the count level of the internal frequency.

Therefore, the count error is +1, -0.

18.6 Status at Reset

18.6.1 At power-ON reset

The P1C0/FMIFC, P1C1/AMIFC, P2A0/FCG0, and P2A1/FCG1 pins are set in the general-purpose input port mode.

18.6.2 At WDT&SP reset

The P1C0/FMIFC, P1C1/AMIFC, P2A0/FCG0, and P2A1/FCG1 pins are set in the general-purpose input port mode.

18.6.3 On execution of clock stop instruction

The P1C0/FMIFC and P1C1/AMIFC pins are set in the general-purpose input port mode.

The P2A0/FCG0 and P2A1/FCG1 pins are set in the general-purpose I/O port mode, and retain the previous input or output status.

18.6.4 At CE reset

The P1C0/FMIFC and P1C1/AMIFC pins are set in the general-purpose input port mode.

The P2A0/FCG0 and P2A1/FCG1 pins are set in the general-purpose I/O port mode, and retain the previous input or output status.

18.6.5 In halt status

The P1C0/FMIFC, P1C1/AMIFC, P2A0/FCG0, and P2A1/FCG1 pins retain the status immediately before the halt mode is set.

19. BEEP


19.1 Outline of BEEP

Figure 19-1 outlines BEEP.

BEEP outputs a clock of 1, 3, 4, or 6.7 kHz from the P1D0/BEEP0 pin, and a clock of 4 kHz, 3 kHz, 200 Hz, or 67 Hz from the P1D1/BEEP1 pin.

The duty factor of the BEEP output is 50%.

Figure 19-1. Outline of BEEP



- **Remarks 1.** BEEP0CK1 and BEEP0CK0 (bits 1 and 0 of BEEP clock selection register: refer to **Figure 19-4**) select the output frequency of BEEP0.
 - 2. BEEP1CK1 and BEEP1CK0 (bits 3 and 2 of BEEP clock selection register: refer to **Figure 19-4**) select the output frequency of BEEP1.
 - **3.** BEEP1SEL and BEEP0SEL (bits 1 and 0 of BEEP/general-purpose port pin function selection register: refer to **Figure 19-3**) select general-purpose I/O port and BEEP.
 - **4.** P1DBIO1 and P1DBIO0 (bits 1 and 0 of port 1D bit I/O selection register: refer to **Figure 19-2**) select the input or output mode of the port.

19.2 I/O Selection Block and Output Selection Block

The I/O selection block selects the input or output mode of the P1D0/BEEP0 and P1D1/BEEP1 pins by using the port 1D bit I/O selection register. Set the pin to be used as a BEEP pin in the output mode.

The output selection block sets the P1D0/BEEP0 and P1D1/BEEP1 pins in the general-purpose output port mode or BEEP output mode by using the BEEP/general-purpose port pin function selection register.

Figure 19-2 shows the configuration of the port 1D bit I/O selection register.

Figure 19-3 shows the configuration of the BEEP/general-purpose port pin function selection registerion.

Name Flag symbol Address Read/Write b₁ b₀ b₂ Port 1D bit I/O selection P P | P | P (BANK15) R/W 6CH 1 | 1 1 1 D D : D i D | B | B | B 11111 0 0 0 0 3 2 1 Selects input or output port mode 0 Sets P1D0/BEEP0 pin in input mode 1 Sets P1D0/BEEP0 pin in output mode. Selects input or output port mode 0 Sets P1D1/BEEP1 pin in input mode 1 Sets P1D1/BEEP1 pin in output mode Selects input or output port mode 0 Sets P1D2 pin in input mode 1 Sets P1D2 pin in output mode Selects input or output port mode 0 Sets P1D3 pin in input mode 1 Sets P1D3 pin in output mode Power-ON reset 0 0 0 0 WDT&SP reset 0 0 0 0 ₹ CE reset Retained

Figure 19-2. Configuration of Port 1D Bit I/O Selection Register

288

Clock stop

Retained

Name Flag symbol Address Read/Write b_2 b₁ BEEP/general-purpose port 0 0 13H R/W В В Ε¦ Ε pin function selection Εİ Е Р Р 0 s S Ε Е ьi Selects general-purpose I/O port or BEEP 0 Uses P1D0/BEEP0 pin as general-purpose I/O port Uses P1D0/BEEP0 pin for BEEP Selects general-purpose I/O port or BEEP 0 Uses P1D1/BEEP1 pin as general-purpose I/O port 1 Uses P1D1/BEEP1 pin for BEEP Fixed to 0 Power-ON reset 0 0 0 0 At reset WDT&SP reset 0 0 0 | 0 CE reset 0 | 0 Clock stop

Figure 19-3. Configuration of BEEP/General-Purpose Port Pin Function Selection Register


19.3 Clock Selection Block and Clock Generation Block

The clock selection block selects the output frequency of BEEP1 and BEEP0 by using the BEEP clock selection register.

The clock generation block generates the clock to be output to BEEP0 and BEEP1.

The clock frequency generated is 1 kHz, 3 kHz, 4 kHz, 6.7 kHz, 67 Hz, or 200 Hz.


Figure 19-4. Configuration of BEEP Clock Selection Register



19.4 Output Waveform of BEEP

The duty factor of the BEEP output waveform is 50%.

Example



f: output frequency of BEEP

19.5 Status at Reset

19.5.1 At power-ON reset

The P1D0/BEEP0 and P1D1/BEEP1 pins are set in the general-purpose input port mode.

19.5.2 At WDT&SP reset

The P1D0/BEEP0 and P1D1/BEEP1 pins are set in the general-purpose input port mode.

19.5.3 On execution of clock stop instruction

The P1D0/BEEP0 and P1D1/BEEP1 pins are set in the general-purpose I/O port mode, and retain the previous input or output status.

19.5.4 At CE reset

The P1D0/BEEP0 and P1D1/BEEP1 pins are set in the general-purpose I/O port mode, and retain the previous input or output status.

19.5.5 In halt status

The previous status is retained.

20. STANDBY

The standby function is used to reduce the current consumption of the device while the device is backed up.

20.1 Outline of Standby Function

Figure 20-1 outlines the standby block.

The standby function reduces the current consumption of the device by partly or totally stopping the device operation.

The following three types of standby functions are available for selection as the application requires.

- · Halt function
- · Clock stop function
- · Device operation control function by CE pin

The halt function reduces the current consumption of the device by stopping the CPU operation by using a dedicated instruction "HALT h".

The clock stop function reduces the current consumption of the device by stopping the oscillation of the oscillation circuit by using a dedicated instruction "STOP s".

The CE pin can be said to be one of the standby functions because it can be used to control the operation of the PLL frequency synthesizer and to reset the device.




Figure 20-1. Outline of Standby Block

292

20.2 Halt Function

20.2.1 Outline of halt function

The halt function stops the operating clock of the CPU by executing the "HALT h" instruction.

When this instruction is executed, the program is stopped until the halt status is later released. Therefore, the current consumption of the device in the halt status is reduced by the operating current of the CPU.

The halt status is released by using basic timer 0 carry FF, interrupt, or port input (P0D).

The release condition is specified by operand "h" of the "HALT h" instruction.

20.2.2 Halt status

In the halt status, all the operations of the CPU are stopped. In other words, execution of the program is stopped at the "HALT h" instruction. However, the peripheral hardware units continue the operation specified before execution of the "HALT h" instruction.

For the operation of each peripheral hardware unit, refer to 20.4 Device Operation in Halt and Clock Stop Status.

20.2.3 Halt release condition

Figure 20-2 shows the halt release condition.

The halt release condition is specified by 4-bit data specified by operand "h" of the "HALT h" instruction.

The halt status is released when the condition specified by "1" in operand "h".

When the halt status is released, program execution is started from the instruction after the "HALT h" instruction. If the halt status is released by an interrupt, the operation to be performed after the halt status has been released differs depending on whether the interrupts are enabled (EI status) or disabled (DI status) when an interrupt source (IRQxxx = 1) is issued with the interrupt (IPxxx = 1) enabled.

If two or more releasing conditions are specified, the halt status is released when one of the specified condition is satisfied.

If 0000B is set as halt release condition "h", no releasing condition is set. If the device is reset (by means of power-ON reset, WDT&SP reset, or CE reset) at this time, the halt status is released.

ALT h (4 bits)

Operand

b3 b2 b1 b0

Sets halt status releasing condition

Released when high level is input to port 0D

Released when basic timer 0 carry FF is set to 1

Undefined (Fix this bit to "0".)

Released when interrupt is accepted

Not released even if condition is satisfied

Released if condition is satisfied

Figure 20-2. Halt Release Condition

20.2.4 Releasing halt by input port (P0D)

The halt releasing condition using an input port is specified by the "HALT 0001B" instruction.


When the halt releasing condition using an input port is specified, the halt status is released if a high level is input to one of the P0D0 through P0D3 pins.

The P0D0 through P0D3 pins are multiplexed with the A/D converter input pins AD0 through AD3, and the halt status is not released when these pins are used as A/D converter input pins.

An example is given below.

· To use as key matrix

The P0D0 through P0D3 pins are general-purpose input port pins which can be set in the input or output mode in 1-bit units and can be connected to an internal pull-down resistor. If connection of the internal pull-down resistor is specified by software, an external resistor can be eliminated as shown in this example (the internal-pull down resistor is connected at power-ON reset).



The "HALT 0001B" instruction is executed after the general-purpose output ports for key source signal are made high. Note that if an alternate switch is used as shown by switch A in the above figure, the halt status is released immediately because a high level is input to the P0D0/AD0 pin while switch A is closed.

20.2.5 Releasing halt status by basic timer 0 carry FF

Releasing the halt status by using the basic timer 0 carry FF is specified by the "HALT 0010B" instruction.

When releasing the halt status by the basic timer 0 carry FF is specified, the halt status is released as soon as the basic timer 0 carry FF has been set to 1.

The basic timer 0 carry FF corresponds to the BTM0CY flag on a one-to-one basis and is set at fixed time intervals (100, 50, 20, or 10 ms). Therefore, the halt status can be released at fixed time intervals.

Example To release halt status every 100 ms to execute processing A

HLTTMR	DAT	0010B	; Symbol definition
	INITFLG	NOT BTM0CK1, NOT BTM0CK0	; Sets time interval of basic timer 0 to 100 ms
LOOP:			
	HALT	HLTTMR	; Specifies setting of basic timer 0 carry FF as halt releasing condition
	SKT1	BTMOCY	; Embedded macro
	BR	LOOP	; Branches to LOOP if BTM0CY flag is not set
	Processing A		; Executes processing A if carry occurs
	BR	LOOP	

20.2.6 Releasing halt status by interrupt

Releasing the halt status by an interrupt is specified by the "HALT 1000B" instruction.

When releasing the halt status by an interrupt is specified, the halt status is released as soon as the interrupt has been accepted.

Many interrupt sources are available as described in 12. INTERRUPTS. Which interrupt source is used to release the halt status must be specified in advance in software.

To accept an interrupt, each interrupt request must be issued from each interrupt source and each interrupt must be enabled (by setting the corresponding interrupt enable flag).

Therefore, the interrupt is not accepted even if the interrupt request is issued, and the halt status is not released.

When the halt status is released by accepting an interrupt, the program flow branches to the vector address of the interrupt.

When the RETI instruction is executed after interrupt servicing, the program flow is restored to the instruction after the HALT instruction.

If all the interrupts are disabled (DI status), the halt status is released by enabling an interrupt (IPxxx = 1) and issuing an interrupt source (IRQxxx = 1), and the flow of the program goes to the instruction after the HALT instruction.

Example Releasing halt status by timer 0 and INT0 pin interrupts

In this example, the halt status is released and processing B is executed when timer 0 interrupt is accepted. And processing A is executed when INTO pin interrupt is accepted.

Each time the halt status has been released, processing C is executed.

```
HITINT
           DAT
                      1000B
                                                  ; Symbol definition
START:
                                                  : Address 0000H
           BR
                      MAIN
;*** Interrupt vector address ***
           NOP
                                                  ; SI01
           NOP
                                                  ; SI00
           NOP
                                                  ; TIMER3
           NOP
                                                  ; TIMER2
           NOP
                                                  ; TIMER1
           BR
                      INTTMO
                                                  ; Branches to timer 0 interrupt processing
           NOP
                                                  ; INT4
           NOP
                                                  ; INT3
           NOP
                                                  ; INT2
           NOP
                                                  : INT1
           BR
                      INTO
                                                  ; Branches to INT0 interrupt processing
           NOP
                                                  ; CE DOWN EDGE
INTO:
                                                  ; INTO pin interrupt vector address (000BH)
              Processing A
                                                  ; INTO pin interrupt processing
           ΕΙ
           RETI
INTMM0:
              Processing B
                                                  ; Timer 0 interrupt processing
           ΕI
           RETI
MAIN:
           INITFLG
                      NOT TMOCK1, TM0CK0
                                                  ; Sets timer 0 count clock to 100 \mus
           MOV
                      DBF1, #0
                      DBF0, #0AH
           MOV
           PUT
                      TMOM, DBF
                                                  ; Sets time interval of timer 0 interrupt to 1 ms
           SET2
                      TMORES, TMOEN
                                                  : Resets and starts timer 0
           SET2
                      IPTM0, IP0
                                                  ; Enables INT0 and timer 0 interrupts
LOOP:
               Processing C
                                                  ; Main routine processing
           ΕI
                                                  ; Enables all interrupts
                      HLTINT
           HALT
                                                  ; Specifies releasing halt status by interrupt
      ;<1>
                      LOOP
           BR
```

If the INTO pin interrupt request and timer 0 interrupt request are issued simultaneously in the halt status, processing A for the INTO pin, which has the higher hardware priority, is executed.

After execution of processing A and when "RETI" is executed, the program branches to the "BR LOOP" instruction of <1>. However, the "BR LOOP" instruction is not executed, and timer 0 interrupt is immediately accepted.

When the "RETI" instruction is executed after processing B of timer 0 interrupt has been executed, the "BR LOOP" instruction is executed.

Caution To reset the interrupt request flag (IRQxxx) once before the halt instruction is executed, insert a NOP instruction (or one or more other instructions) between the HALT instruction and the instruction that resets the interrupt request flag (IRQxxx) as shown below. If a NOP instruction (or one or more other instructions) is not inserted, the interrupt request flag is not reset, and therefore, the halt status is released immediately.

Example

: ; IRQxxx is set at certain timing $IRQ \times \times \times$ CLR1 ; Resets IRQxxx flag once NOP ; Resets IRQxxx flag at this timing ; Unless this period is missing, the IRQxxx flag is not reset, ; and the next HALT instruction is immediately released 1000B HALT

20.2.7 If two or more releasing conditions are specified at same time

If two or more halt releasing conditions are specified at same time, the halt status is released when one of the conditions is satisfied.

The following program example shows how the releasing conditions are identified if two or more conditions are satisfied at the same time.

Example **HLTINT** DAT 1000B HLTBTM DAT 0010B **HLTP0D** 0001B DAT POD MEM 0.73H START: BR MAIN ;*** Interrupt vector address *** NOP ; SI01 NOP ; SI00 NOP ; TIMER3 NOP ; TIMER2 NOP ; TIMER1 NOP ; TIMERO NOP ; INT4 NOP ; INT3 ; INT2 NOP ; INT1 NOP INTO BR ; Branches to INT0 interrupt processing NOP ; CE DOWN EDGE INT0: ; INT0 pin interrupt vector address (000BH) Processing A ; INTO pin interrupt processing ΕI RETI BTMOUP: ; Timer carry FF processing Processing B RET PODP: ; P0D input processing Processing C MAIN: INITFLG NOT BTM0CK1, NOT BTM0CK0 ; Selects 100 ms as clock of basic timer 0 SET1 ; Enables INT0 pin interrupt ΕI LOOP: HALT HLTINT OR HLTBTM OR HLTP0C ; Selects interrupt, timer carry FF, and P0D input as halt releasing conditions SKF1 **BTM0CY** ; Detects BTM0CY flag CALL **BTMOUP** ; Timer carry FF processing if flag is set to 1 ; Detects P0D input SKF P0D, 1111B CALL PODP ; Port input processing if P0D is high BR LOOP

In the above example, three halt status releasing conditions, INT0 pin interrupt, 100-ms basic timer 0 carry FF, and port 0D input, are specified.

To identify which condition has released the halt status, a vector address (interrupt), BTM0CY flag (timer carry FF), and port register (port input) are detected.

To use two or more releasing conditions, the following two points must be noted.

- · When the halt status is released, all the specified releasing conditions must be detected.
- · The releasing condition with the higher priority must be detected first.

20.3 Clock Stop Function

20.3.1 Outline of clock stop function

The clock stop function stops the oscillation circuit of a 4.5-MHz crystal resonator by executing the "STOP s" instruction (clock stop status).

Therefore, the current consumption of the device is reduced to 30 μ A MAX.

20.3.2 Clock stop status

In the clock stop status, all the device operations of the CPU and peripheral hardware units are stopped because the generation circuit of the crystal resonator is stopped.

For the operations of the CPU and peripheral hardware units, refer to **20.4 Device Operation in Halt and Clock Stop Status**.

In the clock stop status, the power failure detection circuit does not operate even if the supply voltage V_{DD} of the device is raised to 2.2 V. Therefore, the data memory can be backed up at a low voltage. For the power failure detection circuit, refer to 21. **RESET**.

20.3.3 Releasing clock stop status

Figure 20-3 shows the stop status releasing conditions.

The stop status releasing condition is specified by 4-bit data specified by operand "s" of the "STOP s" instruction. The stop status is released when the condition specified by "1" in operand "s" is satisfied.

When the stop status has been released, a halt period which is half the time (tset/2) specified by the basic timer 0 clock selection register as oscillation circuit stabilization wait time has elapsed, and the program execution is started from the instruction next to the "STOP s" instruction. If releasing the stop status by an interrupt is specified, however, the program operation after the stop status has been released differs depending on whether the interrupt is enabled (EI status) or disabled (DI status) when an interrupt source is issued (IRQxxx = 1) with the interrupt enabled (IPxxx = 1).

If all the interrupts are enabled (EI status), the stop status is released when the interrupt is enabled (IPxxx = 1) and the interrupt source is issued (IRQxxx = 1), and the program flow returns to the instruction next to the STOP instruction.

If all the interrupts are disabled (DI status), the stop status is released when the interrupt is enabled (IPxxx = 1) and the interrupt resource is issued (IRQxxx = 1), and the program flow returns to the instruction next to the STOP instruction.

If two or more releasing conditions are specified at one time, and if one of the conditions is satisfied, the stop status is released.

If 0000B is specified as stop releasing condition "s", no releasing condition is satisfied. If the device is reset at this time (by means of power-ON reset, or CE reset), the stop status is released.

STOP's (4 bits)

Operand

b3 b2 b1 b0

Specifies stop status releasing condition

Releases when high level is input to port 0D

Undefined (Fix this bit to "0".)

Undefined (Fix this bit to "0".)

Released by interrupt of falling edge of INT0 through INT4 pins and CE pin

Not released even if condition is statisfied

Released if condition is satisfied

Figure 20-3. Stop Releasing Conditions

The "STOP s" instruction is executed as a "NOP" instruction when the CE pin rises and when the CE reset counter operates.

The operating status of the CE reset counter can be detected by the CECNTSTT flag (for the CE reset counter, refer to 21. RESET).

20.3.4 Releasing clock stop status by high level input of port 0D

Figure 20-4 illustrates how the clock stop status is released by the high level input to port 0D.

5 V
0 V —
POD L

Xout

Oscillation stops

Starts from instruction next to STOP's

Figure 20-4. Releasing Clock Stop Status By High Level Input of Port 0D

tser: basic timer 0 setting time

20.3.5 Cautions on releasing clock stop status

For the cautions on releasing the clock stop status, refer to (2) Releasing from clock stop status in 21.4.4 Cautions on raising supply voltage VDD.

300

20.4 Device Operation in Halt and Clock Stop Status

Table 20-1 shows the operations of the CPU and peripheral hardware units in the halt and clock stop status.

In the halt status, all the peripheral hardware units continue the normal operation until instruction execution is stopped.

In the clock stop status, all the peripheral hardware units stop operation.

The control registers that control the operations of the peripheral hardware units operate normally (not initialized) in the halt status, but are initialized to specified values when the clock stop instruction is executed.

In other words, all peripheral hardware continues the operation specified by the control register in the halt status, and the operation is determined by the initialized value of the control register in the clock stop status.

For the values of the control registers in the clock stop status, refer to 8. REGISTER FILE (RF).

Peripheral Hardware	Status			
	Halt	Clock stop		
Program counter	Stops at address of HALT instruction	Stops at address of STOP instruction		
System register	Retained	Retained		
Peripheral register	Retained	Partly initialized ^{Note 1}		
Control register	Retained	Partly initialized ^{Note 1}		
Timer	Normal operation	Operation stops		
PLL frequency synthesizer	Normal operation ^{Note 2}	Operation stops		
A/D converter	Normal operation	Operation stops		
D/A converter	Normal operation	Stops operation and used as general- purpose output port		
Serial interface	Stops operation when internal clock (master) is selected and continues operation when external clock (slave) is selected	Stops operation and used as general- purpose I/O port		
Frequency counter	Normal operation	Stops operation and used as general- purpose input port		
BEEP output	Normal operation	Stops operation and used as general- purpose I/O port		
General-purpose I/O port	Normal operation	Retained		
General-purpose input port	Normal operation	Input port		
General-purpose output port	Normal operation	Retains output latch		

Table 20-1. Device Operation in Halt and Clock Stop Status

- Notes 1. For the value to which these registers are initialized, refer to 5. SYSTEM REGISTER (SYSREG) and 8. REGISTER FILE (RF).
 - 2. The PLL frequency synthesizer is automatically disabled by the low level input to the CE pin.

20.5 Cautions on Processing of Each Pin in Halt and Clock Stop Status

The halt status is used to reduce the current consumption when, say, only the watch is used.

The clock stop function is used to reduce the current consumption of the device to only use the data memory.

Therefore, the current consumption must be reduced as much as possible in the halt status or clock stop status.

At this time, the current consumption significantly varies depending on the status of each pin, and the points shown in Table 20-2 must be noted.

Table 20-2. Status of Each Pin in Halt and Clock Stop Status and Cautions (1/2)

Pin Function		Pin Symbol	Status of Each Pin and Cautions on Processing			
			Halt status	Clock stop status		
General-	Port 0A	P0A3/SDA	Retains status before halt	All port pins are set in general-purpo		
purpose		P0A2/SCL		port mode (except P0D3/AD3 through		
I/O port		P0A1/SCK0	(1) When specified as output pin	P0D0/AD0, P1A3/INT4, P1A2/INT3,		
		P0A0/SO0	Current consumption increases if pin	P1C3/AD5, and P1C2/AD4)		
	Port 0B	P0B3/SI0	is externally pulled down while it	Input or output mode of general-purpose		
		P0B2/SCK1	outputs high level, or externally pulled	I/O port set before clock stop status is		
		P0B1/SO1	up while it outputs low level.	retained.		
		P0B0/SI1	Exercise care in using N-ch open-			
	Port 0C	P0C3-P0C0	drain output (P0A3, P0A2, P1B3	(1) When specified as general-purpose		
	Port 1D	P1D3	through P1B0)	output port		
		P1D2		Current consumption increases due		
		P1D1/BEEP1	(2) When specified as input pin	to noise if pin is floated		
		P1D0/BEEP0	Current consumption increases due			
	Port 2A	P2A2	to noise if pin is floated	(2) When specified as general-purpose		
		P2A1/FCG1		input port		
		P2A0/FCG0	(3) Port 0D (P0D3/AD3 through P0D0/	Current consumption does not		
	Port 2B	P2B3-P2B0	ADO)	increase due to noise even if pin is		
	Port 2C	P2C3-P2C0	Current consumption increases if pin	floated		
	Port 2D	P2D2-P2D0	is externally pulled up because it is			
	Port 3A	P3A3-P3A0	provided with pull-down resistor	(3) P1A3/INT4, P1A2/INT3		
	Port 3B	P3B3-P3B0	selectable by software	Set as interrupt pin and current		
	Port 3C	P3C30P3C0		consumption increases due to external		
	Port 3D	P3D3-P3D0	(4) Port 1C (P1C3/AD5, P1C2/AD4,	noise if pin is floated		
General-	Port 0D	P0D3/AD3	P1C1/AMIFC, P1C0/FMIFC)			
purpose			When P1C1/AMIFC or P1C0/FMIFC	(4) P0D3/AD3 through P0D0/AD0,		
input port		P0D0/AD0	pin is used for IF counter, current	P1C3/AD5, P1C2/AD4		
	Port 1A	P1A3/INT4	consumption increases because	Pin used for A/D converter is retained		
		P1A2/INT3	internal amplifier operates	as is.		
		P1A1		Pull-down resistor of P0D3 through		
		P1A0/TM0G		P0D0 pin retains previous status		
	Port 1C	P1C3/AD5				
		P1C2/AD4				
		P1C1/AMIFC				
		P1C0/FMIFC				
General-	Port 1B	P1B3		Specified as general-purpose output port.		
purpose		P1B2/PWM2		Output contents are retained as is. If pin		
output port		1		is externally pulled down while it outputs		
		P1B0/PWM0		high level or externally pulled up while it		
				outputs low level, current consumption		
				increases		

Table 20-2. Status of Each Pin in Halt and Clock Stop Status and Cautions (2/2)

Pin Function	Pin Symbol	Status of Each Pin and Cautions on Processing			
		Halt status	Clock stop status		
External interrupt	INT4-INT0	Current consumption increases due to noise if pin is floated			
PLL frequency	VCOL	Current consumption increases during PLL	PLL is disabled		
synthesizer	VCOH	operation.			
	EO0	When PLL is disabled, pin is in following	VCOH, VCOL: internally pulled down EO1. EO0 : floated		
	EO1	status:	EO1, EO0 : floated		
		VCOH, VCOL: internally pulled down			
		EO1, EO0 : floated			
		PLL is automatically disabled if CE pin			
		goes low			
Crystal oscillation	XIN	Current consumption changes due to	XIN pin is internally pulled down, and XOUT		
circuit	Хоит	oscillation waveform of crystal oscillation	pin outputs high level		
		circuit.			
		The higher oscillation amplitude, the lower			
		current consumption.			
		Oscillation amplitude must be evaluated			
		because it is influenced by crystal resonator			
		or load capacitor used			

20.6 Device Operation Control Function of CE Pin

The CE pin controls the following functions by the input level and rising edge of the signal input from an external source.

- · PLL frequency synthesizer
- · Interrupt by falling edge of CE pin
- · Resetting of device

20.6.1 Controlling operation of PLL frequency synthesizer

The PLL frequency synthesizer can operate only when the CE pin is high.

It is automatically disabled when the CE pin is low.

When the synthesizer is disabled, the VCOH and VCOL pins are internally pulled down, and the EO0 and EO1 pins are floated. For details, refer to 17.5 PLL Disabled Status.

The PLL frequency synthesizer can be disabled in software even when the CE pin is high.

20.6.2 Controlling interrupt by falling edge input of CE pin

An interrupt can be generated by the falling edge of the CE pin. For details, refer to 12. INTERRUPTS.

20.6.3 Resetting device

The device can be reset (CE reset) by raising the CE pin.

The device can also be reset as follows:

- Power-ON reset on application of supply voltage VDD
- · Watchdog timer reset for software hang-up detection and stack overflow/underflow reset
- Reset by RESET pin

For details, refer to 21. RESET.

20.6.4 Signal input to CE pin

The CE pin does not accept a low level or high level of less than 167 μ s to prevent malfunctioning due to noise. The level of the signal input to the CE pin can be detected by the CE pin status detection flag of the CE pin interrupt request register (RF address 3FH).

Figure 20-5 shows the relationship between the input signal and CE flag.

CE pin L — 1
CE flag 0 — Less than 167 μs 167 μs Less than 167 μs 167 μs CE reset

PLL can operate PLL disabled PLL disabled CE reset is effected in synchronization with next basic timer 0 carry FF (When CE reset count register is "1")

Figure 20-5. Relationship between Input Signal of CE Pin and CE Flag


Note Unless the PLL mode selection register and PLL reference frequency selection register are rewritten by software, the PLL disabled status is retained.

20.6.5 Configuration and function of CE pin interrupt request register

The CE pin interrupt request register detects the input signal level of the CE pin.

Figure 20-6 shows the configuration of the CE pin interrupt request register.

Figure 20-6. Configuration of CE Pin Interrupt Request Register



U: Undefined R: Retained

Note IRQCE is a R/W flag.


21. RESET

21.1 Outline of Reset

The reset function is used to initialize the device. The μ PD17709 can be reset in the following ways:

- CE reset
- Power-ON reset
- Reset by RESET pin
- WDT&SP reset

Figure 21-1. Configuration of Reset Block



21.2 CE Reset

CE reset is effected by raising the CE pin.

When the CE pin goes high, the next rising edge of the basic timer 0 carry FF setting pulse is counted. When the count value coincides with the value set to the CE reset timer carry counter register (1 to 15 counts), the reset signal is generated.

When CE reset is effected, the program counter, stack, system registers, and some of the control registers are initialized to the initial values, and program execution is started from address 0000H. For the initial value of each register, refer to the **description** of **each register**.

Read/Write Name Flag symbol Address b₃ | b₂ | b₁ | b₀ CCCC R/W CE reset timer carry counter 06H E E E E c | c | c | c NINININ İΤ $T \mid T$ Т 3 | 2

Figure 21-2. Configuration of CE Reset Timer Carry Counter Register

		- -		Sets number of counts of timer carry counter for CE reset
0	0	0	0	Setting prohibited
0	0	0	1	1 count
0	0	1	0	2 counts
0	0	1	1	3 counts
0	1	0	0	4 counts
0	1	0	1	5 counts
0	1	1	0	6 counts
0	1	1	1	7 counts
1	0	0	0	8 counts
1	0	0	1	9 counts
1	0	1	0	10 counts
1	0	1	1	11 counts
1	1	0	0	12 counts
1	1	0	1	13 counts
1	1	1	0	14 counts
1	1	1	1	15 counts

 	Power-ON reset	0	0	0	1
t reset	WDT&SP reset	Retained			
₹	CE reset	Retained			
Cle	ock stop	0	0	0	1

The operation of CE reset differs depending on whether the clock stop instruction is used or not.

This difference is described in 21.2.1 and 21.2.2 below.

21.2.3 describes the points to be noted when CE reset is effected.

21.2.1 CE reset without clock stop (STOP s) instruction


Figure 21-2 shows the operation.

When the CE pin has gone high, the CE reset timer carry counter starts counting at the rising edge of the basic timer 0 carry FF setting pulse.


Figure 21-3. CE Reset Operation without Clock Stop Instruction (1/2)

(a) Normal operation

· When "N" is set to CE reset timer carry counter



When "1" is set to CE reset timer carry counter




308

Figure 21-3. CE Reset Operation without Clock Stop Instruction (2/2)

(b) If status of CE pin changes while CE counter operates

At this time, the CE reset timer carry counter status is not affected.



21.2.2 CE reset with clock stop (STOP s) instruction used

Figure 21-4 shows the operation.

When the clock stop instruction is used, the clock stop signal is output when the "STOP s" instruction is executed, and oscillation is stopped and the device operation is stopped.

When the CE pin goes high, the clock stop status is released, and oscillation is started (high level input of P0D or INT pin interrupt can also be used as the clock stop status releasing conditions. For details, refer to **20. STANDBY**).

If the basic timer 0 carry FF setting pulse goes high after the CE pin has gone high, the halt status is released, and program execution is started from address 0 (CE reset).

As the set time (tset) of the basic timer 0 carry FF setting pulse, the value immediately before the clock stop instruction is executed is retained.

Because the set value of the CE reset timer carry counter is initialized to 1, CE reset is effected tset/2 after the CE pin has gone high.




Figure 21-4. CE Reset Operation with Clock Stop Instruction

21.2.3 Cautions on CE reset

Because CE reset is effected regardless of the instruction under execution, the following points (1) and (2) must be noted.

(1) Time to execute timer processing such as watch

When creating a watch program by using the basic timer 0 carry, the processing time of the program must be kept to within a specific time.

For details, refer to 13.2.6 Cautions on using basic timer 0.

(2) Processing of data and flags used in program

Exercise care in rewriting the data and flags whose contents must not be changed even when CE reset is effected, such as security code.

An example is shown below.

```
Example 1.
        R1
                MEM
                          0.01H
                                                   ; 1st digit of key input data of security code
        R2
                                                   ; 2nd digit of key input data of security code
                MEM
                          0.02H
        R3
                          0.03H
                                                   ; 1st digit data when security code is changed
                MEM
        R4
                MEM
                          0.04H
                                                   ; 2nd digit data when security code is changed
        М1
                 MEM
                          0.11H
                                                   ; 1st digit of current security code
        M2
                 MEM
                          0.12H
                                                   ; 2nd digit of current security code
        START:
                  Key input processing
                     R1 \leftarrow contents of key A
                                                   ; Security code input wait mode
                     R2 ← contents of key B
                                                   ; Substitutes contents of pressed key to R1 and R2
                SET2
                          CMP, Z
                                             ; <1> ; Compares security code and input data
                SUB
                          R1, M1
                SUB
                          R2, M2
                SKT1
                          Z
                BR
                          ERROR
                                                   ; Input data differs from security code
        MAIN:
                  Key input processing
                     R3 \leftarrow contents of key C
                                                   ; Security code rewriting mode
                     R4 ← contents of key D
                                                   ; Substitutes contents of pressed key to R3 and R4
                ST
                          M1, R3
                                             ; <2>; Rewrites security code
                ST
                          M2, R4
                                             ; <3>
                BR
                          MAIN
        ERROR:
                   Must not operate
```

Suppose the security code is "12H" in the program in Example 1. The contents of data memory addresses M1 and M2 are "1H" and "2H", respectively.

If CE reset is effected, the contents of key input and security code "12H" are compared in <1>. If the two are the same, the normal processing is performed.

If the security code is changed in the main processing, the new code is written to M1 and M2 in <2> and <3>. Suppose the security code is changed to "34H". Then "3H" and "4H" are written to M1 and M2 in <2> and <3>. If CE reset is effected as soon as <2> has been executed, program execution is started from address 0000H, without <3> being executed.

Consequently, the security code is set to "32H", making it impossible to clear the security system. In this case, create the program shown in Example 2.

```
Example 2.
                    MEM
                              0.01H
                                                  ; 1st digit of key input data of security code
        R1
        R2
                    MEM
                              0.02H
                                                  ; 2nd digit of key input data of security code
        R3
                    MEM
                              0.03H
                                                  ; 1st digit data when security code is changed
        R4
                    MEM
                              0.04H
                                                  ; 2nd digit data when security code is changed
        M1
                    MEM
                              0.11H
                                                  ; 1st digit of current security code
        M2
                    MEM
                              0.12H
                                                  ; 2nd digit of current security code
        CHANGE
                    FLG
                              0.13H.0
                                                  ; "1" while security code is changed
        START:
                      Key input processing
                        R1 ← contents of key A
                                                  ; Security code input wait mode
                        R2 ← contents of key B
                                                  ; Substitutes contents of pressed key to R1 and R2
                    SKT1
                              CHANGE
                                             ; <4>; If CHANGE flag is "1"
                    BR
                              SECURITY CHK
                    ST
                              M1, R3
                                                  ; Rewrites M1 and M2
                              M2, R4
                    ST
                              CHANGE
                    CLR1
        SECURITY_CHK:
                    SET2
                              CMP, Z
                                             ; <1>; Compares security code and input data
                              R1, M1
                    SUB
                    SUB
                              R2, M2
                    SKT1
                              Ζ
                    BR
                              ERROR
                                                  ; Input data differs from security code
        MAIN:
                      Key input processing
                        R3 \leftarrow contents of key C
                                                  ; Security code rewriting mode
                        R4 ← contents of key D
                                                  ; Substitutes contents of pressed key to R3 and R4
                    SET1
                              CHANGE
                                             ; <5>; Until security code is changed,
                                                  ; Sets CHANGE flag to "1"
                    ST
                              M1, R3
                                             ; <2>; Rewrites security code
                              M2, R4
                    ST
                                             ; <3>
                    CLR1
                              CHANGE
                                                  ; If security code has been changed,
                                                  ; Sets CHANGE flag to "0"
                    BR
                              MAIN
        ERROR:
                      Must not operate
```

The program in Example 2 sets the CHANGE flag to "1" in <5> before the security code is rewritten in <2> and <3>.

Therefore, even if CE reset is effected before <3> is executed, the security code is rewritten in <4>.

21.3 Power-ON Reset

Power-ON reset is effected by raising the supply voltage V_{DD} of the device from a specific level (called a power-ON clear voltage).

If supply voltage V_{DD} is lower than the power-ON clear voltage, a power-ON clear signal (POC) is output from the voltage detection circuit shown in Figure 21-1.

When the power-ON clear signal is input to the reset control circuit, the crystal oscillation circuit is stopped and consequently, the device operation is stopped.

At this time, the program counter, stack, system registers, and control registers are initialized (for the initial value, refer to the **description** of **each register**).

If supply voltage V_{DD} exceeds the power-ON clear voltage, the power-ON clear signal is deasserted, crystal oscillation is started, and the device waits for release of the halt status by the basic timer 0 carry which has been initialized to 100 ms. Program execution is started from address 0 at the rising edge of the basic timer 0 carry FF setting signal 50 ms after the supply voltage has exceeded the power-ON clear voltage.

Normally, the power-ON clear voltage is 3.5 V, but it is 2.2 V in the clock stop status.

The operations of power-ON reset are described in 21.3.1 and 21.3.2.

The operation when supply voltage VDD is raised from 0 V is described in 21.3.3.

Caution Although it is stated that the normal power-ON clear voltage is 3.5 V (MAX.) and that in the clock stop status is 2.2 V (MAX.), the actual power-ON clear voltage does not exceed these maximum values.




Figure 21-5. Operation of Power-ON Reset

21.3.1 Power-ON reset during normal operation

Figure 21-6 (a) shows the operation.

As shown, the power-ON clear signal is output and the device operation is stopped if the supply voltage V_{DD} drops below 3.5 V, regardless of the input level of the CE pin.

If V_{DD} rises beyond 3.5 V again, program execution starts from address 0000H after a halt of 50 ms.

Normal operation means operation without the clock stop instruction, and includes the halt status set by the halt instruction.

21.3.2 Power-ON reset in clock stop status

Figure 21-6 (b) shows the operation.

As shown, the power-ON clear signal is output and the device operation is stopped when supply voltage VDD drops below 2.2 V.

However, it does not appear that device operation has changed because the device is in the clock stop status. If V_{DD} rises beyond 3.5 V, program execution starts from address 0000H after a halt of 50 ms.

21.3.3 Power-ON reset when supply voltage VDD rises from 0 V


Figure 21-6 (c) shows the operation.

As shown, the power-ON clear signal is output until supply voltage V_{DD} rises from 0 V to 3.5 V.


When V_{DD} exceeds the power-ON clear voltage, the crystal oscillation circuit starts operating, and program execution starts from address 0000H after a half of 50 ms.

Figure 21-6. Power-ON Reset and Supply Voltage VDD


(a) Normal operation (including halt status)



(b) In clock stop status



(c) If supply voltage VDD rises from 0 V



315

21.4 Relationship between CE Reset and Power-ON Reset

On the first application of supply voltage VDD, power-ON reset and CE reset are performed at the same time.

The reset operations at this time are described in 21.4.1 through 21.4.3.

21.4.4 describes the points to be noted when raising supply voltage V_{DD} .

21.4.1 If VDD pin and CE pin go high at the same time

Figure 21-7 (a) shows the operation.

At this time, the program starts from address 0000H because of power-ON reset.

21.4.2 If CE pin rises in forced halt status set by power-ON reset

Figure 21-7 (b) shows the operation.

At this time, the program starts from address 0000H because of power-ON reset, in the same manner as 21.4.1.


21.4.3 If CE pin rises after power-ON reset

Figure 21-7 (c) shows the operation.


At this time, the program starts from address 0000H because of power-ON reset, and the program starts from address 0000H again at the rising edge of the next basic timer 0 carry FF setting signal because of CE reset.

Figure 21-7. Relationship between Power-ON Reset and CE Reset


(a) When VDD and CE pin rise at the same time



(b) If CE pin rises in halt status



(c) If CE pin rises after power-ON reset



317

21.4.4 Cautions on raising supply voltage VDD

The following points (1) and (2) must be noted when raising supply voltage VDD.

(1) To raise supply voltage VDD from level lower than power-ON clear voltage

Supply voltage V_{DD} must be raised once to a level higher than 3.5 V.

Figure 21-8 illustrates this.

As shown in the figure, if a voltage less than 3.5 V is applied on application of V_{DD} in a program that backs up V_{DD} at 2.2 V by using the clock stop instruction, the power-ON clear signal remains output, and the program is not executed.

At this time, the output ports of the device output undefined values, increasing the current consumption in some cases.

Consequently, the backup time when the device is backed up by batteries is substantially shortened.




Figure 21-8. Cautions on Raising VDD

(2) Releasing from clock stop status

If the device is released from the backup status when supply voltage V_{DD} is backed up at 2.2 V by using the clock stop status, V_{DD} must be raised to 3.5 V or more within tset/2 after the clock stop status has been released by INT pin interrupt or high level input to port 0D.

As shown in Figure 21-9, the device is released from the clock stop status by means of CE reset. However, because the power-ON clear voltage is changed to 3.5 V tset/2 after the clock stop status has been released, power-ON reset is effected unless VDD is 3.5 V or higher.

The same applies when VDD is raised.

5 V 3.5 V Power-ON clear voltage VDD 2.2 V ٥V Н POD 0 V Хоит L BTM0CY flag setting pulse Power-ON clear signal Backup in clock stop Halt status Normal operation status Backup Program starts STOP s instruction Power-ON clear voltage changes to 3.5 V at this point.
Therefore, VDD must be 3.5 V Power-ON clear voltage changes to 2.2 V at this point.
Therefore, VDD must be 3.5 V or higher before this point. or higher before this point.

Figure 21-9. Releasing from Clock Stop Status

tser: basic timer 0 setting time

21.5 Reset by RESET Pin

The device is reset by the RESET pin in the following cases:

- · To reset the device at voltage higher than power-ON clear voltage
- · External reset input in case of software hang-up

Caution If the device is reset by the RESET pin during program execution, the data in the data memory may be corrupted.

Therefore, be careful when resetting with the RESET pin.

The reset operation is the same as that performed at power-ON reset.

When a low level is input to the RESET pin, an internal reset signal is generated, the crystal oscillation circuit is stopped, and the device stops operation.

At this point, the program counter, stack, system registers, and control registers are initialized (for the initial value, refer to the **description** of **each register**).

When the RESET pin is raised next time, the crystal oscillation is started, and the device waits to be released from the halt wait status by the basic timer 0 carry which has been initialized to a 100-ms cycle. The program starts from address 0 at the rising edge of the basic timer 0 carry FF setting signal 50 ms after a high level has been input to the RESET pin.

Because the μ PD17709 has a power-ON reset function, connect the $\overline{\text{RESET}}$ pin to V_{DD} via resistor if the $\overline{\text{RESET}}$ pin is not used for the above application.





Figure 21-10. Reset Operation by RESET Pin

21.6 WDT&SP Reset

WDT&SP reset includes the following:

- · Watchdog timer reset
- · Stack pointer overflow/underflow reset

Figure 21-11. Outline of WDT&SP Reset



21.6.1 Watchdog timer reset

The watchdog timer is a circuit that generates a reset signal when the execution sequence of the program is abnormal (hung-up).

Hanging-up means that the program jumps to an unexpected routine due to external noise, entering a specific infinite loop and causing the system to be deadlocked. By using the watchdog timer, the program can be restored from this hang-up status because a reset signal is generated from the watchdog timer at fixed time intervals and program execution is started from address 0.

The watchdog timer does not function in the clock stop mode and halt mode.

Resetting by the watchdog timer initializes all the registers except the stack overflow selection register, watchdog timer counter reset register, basic timer 0 carry register, and CE reset timer carry counter.

The watchdog timer reset is detected by the WDTCY flag (R&Reset).

21.6.2 Watchdog timer setting flags

These flags can be set only once after power-ON reset on power application or reset by the RESET pin.

The WDTCK0 and WDTCK1 flags select an interval at which the reset signal is output.

The reference time can be selected to the following three conditions:

- 655356 instructions
- · 131072 instructions
- · Watchdog timer not set

On power application, 131072 instructions are selected.


If the reset signal generation interval is specified to be 131072 instructions, the watchdog timer FF must be reset at intervals not exceeding 131072 instructions. The valid reset period is from 1 to 131071 instructions.

If the reset signal generation interval is 65536 instructions, the watchdog timer FF must be reset at intervals not exceeding 65536 instructions. The valid reset period is from 1 to 65535 instructions.

Name Read/Write Flag symbol Address b2 b_1 R/W^{Note} 0 0 w w 02H Watchdog timer D D clock selection Т Т С С Κ Κ 1 0 Selects clock of watchdog timer 0 | 0 Does not set watchdog timer 0 | 1 65536 instructions 1 0 Setting prohibited 131072 instructions

Fixed to "0"

Figure 21-12. Configuration of Watchdog Timer Clock Selection Register




Note Can be written only once.

The WDTRES flag is used to reset the watchdog timer counter.

When this flag is set to 1, the watchdog timer counter is automatically reset.

If the WDTRES flag is set to 1 once within a reference time in which the WDTCK0 and WDTCK1 flags are set, the reset signal is not output by the watchdog timer.

Figure 21-13. Configuration of Watchdog Timer Counter Reset Register



U: Undefined

21.6.3 Stack pointer overflow/underflow reset

A reset signal is generated if the address or interrupt stack overflows or underflows.

Stack pointer overflow/underflow reset can be used to detect a program hang-up in the same manner as watchdog timer reset.

The reset signal is generated under the following conditions:

- Interrupt due to overflow or underflow of interrupt stack (4 levels)
- Interrupt due to overflow or underflow of address stack (15 levels)

Reset by stack pointer overflow or underflow initializes all the registers, except the stack overflow selection register, watchdog timer counter reset register, basic timer 0 carry register, and CE reset timer carry counter.

Generation of stack pointer overflow or underflow reset is detected by the WDTCY flag (R&Reset).

21.6.4 Stack pointer setting flag

The stack overflow/underflow reset selection register can be set only once after power-ON reset on power application or reset by the RESET pin. This register specifies whether reset by address stack overflow or underflow and reset by interrupt stack overflow or underflow are enabled or disabled.

Name Flag symbol Address Read/Write b₂ **b**₁ **b**₀ 0 0 I A 05H R/WNote Stack overflow/underflow reset selection s s Р RIR EEE s | s Selects address stack overflow/underflow reset 0 Disables reset 1 Enables reset Selects interrupt stack overflow/underflow reset 0 Disables reset Enables reset Fixed to "0" 0 0 1 1 Power-ON reset WDT&SP reset Retained ¥ CE reset Retained Clock stop Retained

Figure 21-14. Configuration of Stack Overflow/Underflow Reset Selection Register

Note Can be written only once.

Flag symbol Address Read/Write Name b₃ | b₂ | b₁ | b₀ WDT&SP reset 0 0 0 W 16H R&Reset status detection D Т С Υ Detects occurrence of WDT&SP reset No reset request Reset request Fixed to "0" Power-ON reset 0 0 0 0 At reset WDT&SP reset 1 CE reset R Clock stop

Figure 21-15. Configuration of WDT&SP Reset Selection Register

R: Retained

21.7 Power Failure Detection

Power failure detection is used to identify whether the device has been reset by application of supply voltage VDD, RESET pin, or CE pin.


Because the contents of the data memory and output ports are "undefined" on power application, these contents are initialized by using power failure detection.

Power failure detection can be performed in two ways: by detecting the BTM0CY flag and the contents of the data memory (RAM judgment).

21.7.1 and 21.7.2 describe the power failure detection circuit and power failure detection by using the BTM0CY flag.

21.7.3 and 21.7.4 describe power failure detection by RAM judgment method.

Figure 21-16. Power Failure Detection Flowchart



21.7.1 Power failure detection circuit

The power failure detection circuit consists of a voltage detection circuit, and basic timer 0 carry disable flip-flop that is set by the output (power-ON clear signal) of the voltage detection circuit, and timer carry, as shown in Figure 21-1.

The basic timer 0 carry disable FF is set to 1 by the power-ON clear signal, and is reset to 0 when an instruction that reads the BTM0CY flag is executed.

When the basic timer 0 carry disable FF is set to 1, the BTM0CY flag is not set to 1.

If the power-ON clear signal is output (at power-ON reset), the program starts with the BTM0CY flag reset. After that, the BTM0CY flag is disabled from being set until an instruction that reads the flag is executed.

Once the instruction that reads this flag has been executed, the BTM0CY flag is set each time the basic timer 0 carry FF setting pulse rises. Therefore, by detecting the content of the BTM0CY flag when the device is reset, whether the device has been reset by power-ON reset (power failure) or CE reset (not power failure) can be identified. That is, the device has been reset by power-ON reset if the BTM0CY flag has been reset to 0. It has been reset by CE reset if the flag has been set to 1.

Because the voltage at which a power failure can be detected is the same as that at which power-ON reset is executed, $V_{\text{DD}} = 3.5 \text{ V}$ during crystal oscillation and $V_{\text{DD}} = 2.2 \text{ V}$ in the clock stop status.

The operation of the BTM0CY flag is the same regardless of whether the device has been reset by the RESET pin or by power-ON reset.

21.7.2 Cautions on detecting power failure by BTM0CY flag

The following points must be noted when counting the watch timer by using the BTM0CY flag.

(1) Updating watch

When creating a watch program using the timer carry, the watch must be updated after a power failure has been detected.

This is because the BTM0CY flag is reset to 0 because it is read after a power failure has been detected. As a result, counting of the watch is overlooked once.

(2) Watch updating processing time

Updating the watch must be completed before the next basic timer 0 carry FF setting pulse rises.

This is because CE reset is executed before the watch updating processing has been completed if the CE pin goes high during watch updating processing.

For the details of (1) and (2), refer to (3) Compensating basic timer 0 carry at CE reset in 13.2.6.

The following points must be noted when performing processing in case of a power failure.

(3) Timing to detect power failure

When counting the watch by using the BTM0CY flag, the BTM0CY flag must be read to detect a power failure before the next basic timer 0 carry FF setting pulse rises after the program has been started from address 0000H.

This is because, if the basic timer 0 carry FF setting time is set to, say, 10 ms, and if the power failure is detected 11 ms after the program has been started, the BTM0CY flag is overlooked once.

For further information, refer to (3) Compensating basic timer 0 carry at CE reset in 13.2.6.

Power failure detection and initial processing must be performed within the time in which the basic timer 0 carry FF is set, as shown in the example below.

This is because, if the CE pin rises and CE reset is executed during power failure processing or initial processing, the processing is stopped in midway, causing a problem.

To update the basic timer 0 carry FF setting time in the initial processing, the instruction that changes the setting time must be executed at the end of the initial processing.

This is because, if the basic timer 0 carry FF setting time is changed before the initial processing, the initial processing may not be executed to the end because CE reset may be executed.

Example

START: ; Program address 0000H

; <1>

Processing at reset

; <2>

BTM0CY SKT1 BR

INITIAL

BACKUP:

; <3>

Watch updating

BR MAIN

INITIAL:

; <4>

Initial processing

; <5>

INITFLG BTM0CK1, BTM0CK0

; Embedded macro

; Power failure detection

; Sets basic timer 0 carry FF

; Sets time to 10 ms

MAIN:


Main processing

SKT1 **BTM0CY** BR MAIN

Watch updating

BR MAIN

Operation example (if CE reset timer counter is set to "1")



CE reset may be executed immediately depending on when the basic timer 0 carry FF setting time is changed. Therefore, if <5> is executed before <4>, power failure processing <4> may not be executed to the end.

329

21.7.3 Power failure detection by RAM judgment method

By the RAM judgment method, a power failure is detected by judging whether the contents of the data memory at a specific address are a specific value when the device has been reset.

An example of a program that detects a power failure by RAM judgment method is shown below.

By the RAM judgment method, a power failure is detected by comparing an "undefined" value and a "specific" value because the contents of the data memory are "undefined" on application of supply voltage V_{DD}.

Therefore, a power failure may be judged by mistake by this method as described in 21.7.4 Cautions on power failure detection by RAM judgment method.

Example Program example of power failure detection by RAM judgment method

M012 M034 M056 M107 M128 M16F DATA0 DATA1 DATA2 DATA3 DATA4 DATA5	MEM MEM MEM MEM DAT DAT DAT DAT DAT DAT DAT	0.12H 0.34H 0.56H 1.07H 1.28H 1.6FH 1010B 0101B 0110B 1001B 1100B						
START:	SET2 SUB SUB SUB BANK1 SUB SUB SUB BANK0 SKF1 BR	CMP, Z M012, #DATA0 M034, #DATA1 M056, #DATA2 M107, #DATA3 M128, #DATA4 M16F, #DATA5 Z BACKUP	; If M012 = DATA0, and ; M034 = DATA1, and ; M056 = DATA2, and ; M107 = DATA3, and ; M128 = DATA4, and ; M16F = DATA5,					
BACKUP:	MOV MOV BANK1 MOV MOV MOV BR	M012, #DATA0 M034, #DATA1 M056, #DATA2 M107, #DATA3 M128, #DATA4 M16F, #DATA5 MAIN						
	Main processing							

330

21.7.4 Cautions on power failure detection by RAM judgment method

Because the values of the data memory on application of supply voltage V_{DD} are basically "undefined", the following points (1) and (2) must be noted.

(1) Data to be compared

Where the number of bits of the data memory to be compared by the RAM judgment method is "n bits", the probability that the value of the data memory happens to coincide the value to be compared on application of V_{DD} is $(1/2)^n$.

In other words, a power failure detected by the RAM judgment method may be judged as backup at a probability of $(1/2)^n$.

To minimize this probability, compare as many bits as possible.


Because the contents of the data memory on application of V_{DD} are likely to be the same value such as "0000B" and "1111B", it is recommended that the data to be compared consist of a combination of "0"s and "1"s, such as "1010B" and "0110B".

(2) Cautions on program

If V_{DD} rises from a level at which the contents of the data memory are destroyed as shown in Figure 21-17, even if the value of the data memory to be compared is normal, the other parts of the data memory may be destroyed.

If a power failure detection is performed by the RAM judgment method at this time, it is judged to be a backup. Therefore, the program must be designed so that a hang-up does not occur even if the contents of the data memory are destroyed.

Figure 21-17. VDD and Destruction of Data Memory Contents



(3) Cautions on using RESET pin

Caution If the device is reset by the RESET pin during program execution, the data in the data memory may be corrupted.

Therefore, be careful when resetting with the RESET pin.

22. INSTRUCTION SET

22.1 Outline of Instruction Set

b ₁₄ -b ₁₁ b ₁₅		0		1		
BIN	HEX		ŭ		,	
0000	0	ADD	r,m	ADD	m,#n4	
0001	1	SUB	r,m	SUB	m, #n4	
0010	2	ADDC	r,m	ADDC	m,#n4	
0011	3	SUBC	r,m	SUBC	m,#n4	
0100	4	AND	r,m	AND	m,#n4	
0101	5	XOR	r,m	XOR	m,#n4	
0110	6	OR	r,m	OR	m,#n4	
0111	7	INC INC RORC MOVT PUSH POP GET PUT PEEK POKE BR CALL SYSCAL RET RETSK RETI EI DI STOP HALT NOP	AR IX r DBF,@AR AR AR DBF,p p,DBF WR,rf rf,WR @AR entry			
1000	8	LD	r,m	ST	m,r	
1001	9	SKE	m,#n4	SKGE	m,#n4	
1010	Α	MOV	@r,m	MOV	m,@r	
1011	В	SKNE	m,#n4	SKLT	m,#n4	
1100	С	BR	addr (page 0)	CALL	addr (page 0)	
1101	D	BR	addr (page 1)	MOV	m,#n4	
1110	Е	BR	addr (page 2)	SKT	m,#n4	
1111	F	BR	addr (page 3)	SKF	m,#n	

22.2 Legend

AR : Address register

ASR : Address stack register indicated by stack pointer addr : Program memory address (low-order 11 bits)

BANK : Bank register
CMP : Compare flag
CY : Carry flag
DBF : Data buffer

entry : Program memory address (bits 10 through 8, bits 3 through 0)

entry⊢ : Program memory address (bits 10 through 8) entry∟ : Program memory address (bits 3 through 0)

h : Halt release condition INTEF : Interrupt enable flag

INTR : Register automatically saved to stack when interrupt occurs

INTSK : Interrupt stack register

IX : Index register

MP : Data memory row address pointer

MPE : Memory pointer enable flag

m : Data memory address indicated by m_R, m_C
m_R : Data memory row address (high-order)
m_C : Data memory column address (low-order)

n : Bit position (4 bits) n4 : Immediate data (4 bits)

PAGE: Page (bits 12 and 11 of program counter)

PC: Program counter
P: Peripheral address

ph : Peripheral address (high-order 3 bits)
pL : Peripheral address (low-order 4 bits)
r : General register column address

rf : Register file address

rfR : Register file row address (high-order 3 bits)
 rfc : Register file column address (low-order 4 bits)
 SGR : Segment register (bit 13 of program counter)

SP : Stack pointer

s : Stop release condition WR : Window register

(x) : Contents addressed by x

22.3 Instruction List

Instructions	Mnemonic	Operand	Operation	Instruction Code			
				Op code		Operano	
Add	ADD	r,m	(r) ← (r) + (m)	00000	mв	mс	r
		m,#n4	(m) ← (m) + n4	10000	mв	mс	n4
	ADDC	r,m	$(r) \leftarrow (r) + (m) + CY$	00010	mв	mс	r
		m,#n4	(m) ← (m) + n4 + CY	10010	mR	mс	n4
	INC	AR	AR ← AR + 1	00111	000	1001	0000
		IX	IX ← IX + 1	00111	000	1000	0000
Subtract	SUB	r,m	$(r) \leftarrow (r) - (m)$	00001	mR	m c	r
		m,#n4	(m) ← (m) – n4	10001	mR	mс	n4
	SUBC	r,m	(r) ← (r) − (m) − CY	00011	mR	mс	r
		m,#n4	(m) ← (m) – n4 – CY	10011	mR	m c	n4
Logical	OR	r,m	$(r) \leftarrow (r) \ v \ (m)$	00110	mR	mс	r
operation		m,#n4	(m) ← (m) v n4	10110	mR	m c	n4
	AND	r,m	(r) ← (r) ^(m)	00100	mR	mс	r
		m,#n4	(m) ← (m) ^ n4	10100	mв	mс	n4
	XOR	r,m	$(r) \leftarrow (r) \forall (m)$	00101	mв	mс	r
		m,#n4	(m) ← (m) v n4	10101	mR	m c	n4
Judge	SKT	m,#n	$CMP \leftarrow 0$, if (m) \wedge n = n, then skip	11110	mR	m c	n
	SKF	m,#n	$CMP \leftarrow 0$, if (m) \wedge n = 0, then skip	11111	mв	mс	n
Compare	SKE	m,#n4	(m) - n4, skip if zero	01001	mR	m c	n4
	SKNE	m,#n4	(m) - n4, skip if not zero	01011	mR	mс	n4
	SKGE	m,#n4	(m) - n4, skip if not borrow	11001	m _R	mс	n4
	SKLT	m,#n4	(m) – n4, skip if borrow	11011	mR	mс	n4
Rotate	RORC	r		00111	000	0111	r
Transfer	LD	r,m	(r) ← (m)	01000	mR	m c	r
	ST	m,r	(m) ← (r)	11000	m _R	m c	r
	MOV	@r,m	if MPE = 1 : (MP, (r)) \leftarrow (m) if MPE = 0 : (BANK, m _R , (r)) \leftarrow (m)	01010	m _R	m c	r
		m, @r	if MPE = 1 : (m) \leftarrow (MP, (r)) if MPE = 0 : (m) \leftarrow (BANK, m _B , (r))	11010	mR	m c	r
		m,#n4	(m) ← n4	11101	mв	m c	n4
	MOVT	DBF,@AR	$SP \leftarrow SP - 1$, $ASR \leftarrow PC$, $PC \leftarrow AR$, $DBF \leftarrow (PC)$, $PC \leftarrow ASR$, $SP \leftarrow SP + 1$	00111	000	0001	0000
	PUSH	AR	$SP \leftarrow SP - 1$, $ASR \leftarrow AR$	00111	000	1101	0000
	POP	AR	AR ← ASR, SP ← SP + 1	00111	000	1100	0000
	GET	DBF,p	DBF ← (p)	00111	рн	1011	рL
	PUT	p,DBF	(p) ← DBF	00111	рн	1010	p∟
	PEEK	WR,rf	$WR \leftarrow (rf)$	00111	rfR	0011	rfc
	POKE	rf,WR	(rf) ← WR	00111	rfs	0010	rfc

Instructions	Mnemonic	Operand	Operation	Instruction Code				
				Op code		d		
Branch	BR	addr	PC₁₀-₀ ← addr, PAGE ← 0	01100	addr			
			PC₁₀-₀ ← addr, PAGE ← 1	01101				
			PC₁₀-₀ ← addr, PAGE ← 2	01110				
			PC₁₀-₀ ← addr, PAGE ← 3	01111				
		@AR	PC ← AR	00111	000	0100	0000	
Subroutine	CALL	addr	$SP \leftarrow SP - 1$, $ASR \leftarrow PC$ $PC_{11} \leftarrow 0$, $PC_{10\rightarrow0} \leftarrow addr$	11100		addr		
		@AR	$SP \leftarrow SP - 1$, $ASR \leftarrow PC$ $PC \leftarrow AR$	00111	000	0101	0000	
	SYSCAL	entry	$\begin{split} \text{SP} \leftarrow \text{SP} - 1, \text{ASR} \leftarrow \text{PC}, \text{SGR} \leftarrow 1 \\ \text{PC}_{12,11} \leftarrow 0, \text{PC}_{10\text{8}} \leftarrow \text{entry}_{\text{H}}, \text{PC}_{7\text{4}} \leftarrow 0, \\ \text{PC}_{3\text{0}} \leftarrow \text{entry}_{\text{L}} \end{split}$	00111	entry⊦	0010	entry∟	
	RET		PC ← ASR, SP ← SP + 1	00111	000	1110	0000	
	RETSK		PC ← ASR, SP ← SP + 1 and skip	00111	001	1110	0000	
	RETI		$PC \leftarrow ASR, INTR \leftarrow INTSK, SP \leftarrow SP + 1$	00111	010	1110	0000	
Interrupt	El		INTEF ← 1	00111	000	1111	0000	
	DI		INTEF ← 0	00111	001	1111	0000	
Others	STOP	s	STOP	00111	010	1111	s	
	HALT	h	HALT	00111	011	1111	h	
	NOP		No operation	00111	100	1111	0000	

22.4 Assembler (RA17K) Embedded Macro Instruction

Legend

flag n: FLG symbol
n: Bit number
<>>: Can be omitted

	Mnemonic	Operand	Operation	n
Embedded	SKTn	flag 1, ··· flag n	if (flag1) ~ (flag n) = all "1", then skip	1 ≤ n ≤ 4
macro	SKFn	flag 1, ··· flag n	if (flag 1) ~ (flag n) = all "0", then skip	1 ≤ n ≤ 4
	SETn	flag 1, ··· flag n	(flag 1) ~ (flag n) ← 1	1 ≤ n ≤ 4
	CLRn	flag 1, ··· flag n	(flag 1) ~ (flag n) ← 0	1 ≤ n ≤ 4
	NOTn	flag 1, ··· flag n	if (flag n) = "0", then (flag n) \leftarrow 1 if (flag n) = "1", then (flag n) \leftarrow 0	1 ≤ n ≤ 4
	INITFLG	<not> flag 1, ··· <<not> flag n></not></not>	$ \label{eq:state_eq} \mbox{if description} = \mbox{NOT flag n, then (flag n)} \leftarrow 0 \\ \mbox{if description} = \mbox{flag n, then (flag n)} \leftarrow 1 $	1 ≤ n ≤ 4
	BANKn		(BANK) ← n	0 ≤ n ≤ 15
Expanded	BRX	Label	Jump Label	_
instruction	CALLX	function-name	CALL sub-routine	_
	SYSCALX	function-name or expression	CALL system sub-routine	_
	INITFLGX	<not inv=""> flag 1, <not inv=""> flag n</not></not>	$\begin{array}{l} \text{if description = NOT (or INV)} \\ & \text{flag, (flag)} \leftarrow 0 \\ \text{if description = flag, (flag)} \leftarrow 1 \end{array}$	n ≤ 4

23. RESERVED SYMBOLS

23.1 Data Buffer (DBF)

Symbol Name	Attribute	Value	R/W	Description
DBF3	MEM	0.0CH	R/W	Bits 15 through 12 of data buffer
DBF2	MEM	0.0DH	R/W	Bits 11 through 8 of data buffer
DBF1	MEM	0.0EH	R/W	Bits 7 through 4 of data buffer
DBF0	MEM	0.0FH	R/W	Bits 3 through 0 of data buffer

23.2 System Registers (SYSREG)

Symbol Name	Attribute	Value	R/W	Description
AR3	MEM	0.74H	R/W	Bits 15 through 12 of address register
AR2	MEM	0.75H	R/W	Bits 11 through 8 of address register
AR1	MEM	0.76H	R/W	Bits 7 through 4 of address register
AR0	MEM	0.77H	R/W	Bits 3 through 0 of address register
WR	MEM	0.78H	R/W	Window register
BANK	MEM	0.79H	R/W	Bank register
IXH	MEM	0.7AH	R/W	Bits 10 through 8 of index register
МРН	МЕМ	0.7AH	R/W	Bits 6 through 4 of memory pointer
MPE	FLG	0.7AH.3	R/W	Memory pointer enable flag
IXM	MEM	0.7BH	R/W	Bits 7 through 4 of index register
MPL	MEM	0.7BH	R/W	Bits 3 through 0 of memory pointer
IXL	MEM	0.7CH	R/W	Bits 3 through 0 of index register
RPH	МЕМ	0.7DH	R/W	Bits 6 through 3 of general register pointer
RPL	MEM	0.7EH	R/W	Bits 2 through 0 of general register pointer
BCD	FLG	0.7EH.0	R/W	BCD operation flag
PSW	MEM	0.7FH	R/W	Program status word
СМР	FLG	0.7FH.3	R/W	Compare flag
CY	FLG	0.7FH.2	R/W	Carry flag
z	FLG	0.7FH.1	R/W	Zero flag
IXE	FLG	0.7FH.0	R/W	Index enable flag

23.3 Port Registers

Symbol Name	Attribute	Value	R/W	Description
P0A3	FLG	0.70H.3	R/W	Bit 3 of port 0A
P0A2	FLG	0.70H.2	R/W	Bit 2 of port 0A
P0A1	FLG	0.70H.1	R/W	Bit 1 of port 0A
P0A0	FLG	0.70H.0	R/W	Bit 0 of port 0A
P0B3	FLG	0.71H.3	R/W	Bit 3 of port 0B
P0B2	FLG	0.71H.2	R/W	Bit 2 of port 0B
P0B1	FLG	0.71H.1	R/W	Bit 1 of port 0B
РОВО	FLG	0.71H.0	R/W	Bit 0 of port 0B
P0C3	FLG	0.72H.3	R/W	Bit 3 of port 0C
P0C2	FLG	0.72H.2	R/W	Bit 2 of port 0C
P0C1	FLG	0.72H.1	R/W	Bit 1 of port 0C
P0C0	FLG	0.72H.0	R/W	Bit 0 of port 0C
P0D3	FLG	0.73H.3	R ^{Note}	Bit 3 of port 0D
P0D2	FLG	0.73H.2	R ^{Note}	Bit 2 of port 0D
P0D1	FLG	0.73H.1	R ^{Note}	Bit 1 of port 0D
P0D0	FLG	0.73H.0	R ^{Note}	Bit 0 of port 0D
P1A3	FLG	1.70H.3	R ^{Note}	Bit 3 of port 1A
P1A2	FLG	1.70H.2	RNote	Bit 2 of port 1A
P1A1	FLG	1.70H.1	R ^{Note}	Bit 1 of port 1A
P1A0	FLG	1.70H.0	R ^{Note}	Bit 0 of port 1A
P1B3	FLG	1.71H.3	R/W	Bit 3 of port 1B
P1B2	FLG	1.71H.2	R/W	Bit 2 of port 1B
P1B1	FLG	1.71H.1	R/W	Bit 1 of port 1B
P1B0	FLG	1.71H.0	R/W	Bit 0 of port 1B
P1C3	FLG	1.72H.3	R ^{Note}	Bit 3 of port 1C
P1C2	FLG	1.72H.2	R ^{Note}	Bit 2 of port 1C
P1C1	FLG	1.72H.1	RNote	Bit 1 of port 1C
P1C0	FLG	1.72H.0	R/W	Bit 0 of port 1C

Note These are input ports. However, even if an instruction that outputs data to these ports is described, the assembler and in-circuit emulator do not output an error message. Moreover, nothing is affected in terms of operation even if such an instruction is actually executed on the device.

Symbol Name	Attribute	Value	R/W	Description
P1D3	FLG	1.73H.3	R/W	Bit 3 of port 1D
P1D2	FLG	1.73H.2	R/W	Bit 2 of port 1D
P1D1	FLG	1.73H.1	R/W	Bit 1 of port 1D
P1D0	FLG	1.73H.0	R/W	Bit 0 of port 1D
P2A2	FLG	2.70H.2	R/W	Bit 2 of port 2A
P2A1	FLG	2.70H.1	R/W	Bit 1 of port 2A
P2A0	FLG	2.70H.0	R/W	Bit 0 of port 2A
P2B3	FLG	2.71H.3	R/W	Bit 3 of port 2B
P2B2	FLG	2.71H.2	R/W	Bit 2 of port 2B
P2B1	FLG	2.71H.1	R/W	Bit 1 of port 2B
P2B0	FLG	2.71H.0	R/W	Bit 0 of port 2B
P2C3	FLG	2.72H.3	R/W	Bit 3 of port 2C
P2C2	FLG	2.72H.2	R/W	Bit 2 of port 2C
P2C1	FLG	2.72H.1	R/W	Bit 1 of port 2C
P2C0	FLG	2.72H.0	R/W	Bit 0 of port 2C
P2D2	FLG	2.73H.2	R/W	Bit 2 of port 2D
P2D1	FLG	2.73H.1	R/W	Bit 1 of port 2D
P2D0	FLG	2.73H.0	R/W	Bit 0 of port 2D
РЗАЗ	FLG	3.70H.3	R/W	Bit 3 of port 3A
P3A2	FLG	3.70H.2	R/W	Bit 2 of port 3A
P3A1	FLG	3.70H.1	R/W	Bit 1 of port 3A
P3A0	FLG	3.70H.0	R/W	Bit 0 of port 3A
P3B3	FLG	3.71H.3	R/W	Bit 3 of port 3B
P3B2	FLG	3.71H.2	R/W	Bit 2 of port 3B
P3B1	FLG	3.71H.1	R/W	Bit 1 of port 3B
P3B0	FLG	3.71H.0	R/W	Bit 0 of port 3B
P3C3	FLG	3.72H.3	R/W	Bit 3 of port 3C
P3C2	FLG	3.72H.2	R/W	Bit 2 of port 3C
P3C1	FLG	3.72H.1	R/W	Bit 1 of port 3C
P3C0	FLG	3.72H.0	R/W	Bit 0 of port 3C
P3D3	FLG	3.73H.3	R/W	Bit 3 of port 3D
P3D2	FLG	3.72H.2	R/W	Bit 2 of port 3D
P3D1	FLG	3.73H.1	R/W	Bit 1 of port 3D
P3D0	FLG	3.73H.0	R/W	Bit 0 of port 3D

23.4 Register File (Control Registers)

Symbol Name	Attribute	Value	R/W	Description
SP	MEM	0.81H	R/W	Stack pointer
WDTCK	MEM	0.82H	R/W	Watchdog timer clock selection flag (can be set only once after power application)
WDTCK1	FLG	0.82H.1	R/W	Watchdog timer clock selection flag (can be set only once after power application)
WDTCK0	FLG	0.82H.0	R/W	Watchdog timer clock selection flag (can be set only once after power application)
WDTRES	FLG	0.83H.3	R/W	Watchdog timer counter reset (when read: 0)
DBFSP	МЕМ	0.84H	R	DBF stack pointer
SPRSEL	MEM	0.85H	R/W	Stack overflow/underflow reset selection flag (can be set only once after power application)
ISPRES	FLG	0.85H.1	R/W	Stack overflow/underflow reset selection flag (can be set only once after power application)
ASPRES	FLG	0.85H.0	R/W	Stack overflow/underflow reset selection flag (can be set only once after power application)
CECNT3	FLG	0.86H.3	R/W	CE reset timer carry counter
CECNT2	FLG	0.86H.2	R/W	CE reset timer carry counter
CECNT1	FLG	0.86H.1	R/W	CE reset timer carry counter
CECNT0	FLG	0.86H.0	R/W	CE reset timer carry counter
MOVTSEL1	FLG	0.87H.1	R/W	MOVT bit selection flag
MOVTSEL0	FLG	0.87H.0	R/W	MOVT bit selection flag
SYSRSP	МЕМ	0.88H	R	System register stack pointer
SIO0WSTT	FLG	0.8AH.0	R	Serial interface 0 wait status judgment flag
SBMD	FLG	0.8BH.2	R/W	I ² C bus slave transmission operation mode selection flag
SIO0CK1	FLG	0.8BH.1	R/W	Serial interface 0 I/O clock selection flag
SIO0CK0	FLG	0.8BH.0	R/W	Serial interface 0 I/O clock selection flag
SIO0IMD3	FLG	0.8CH.3	R/W	Serial interface 0 interrupt mode selection flag (dummy)
SIO0IMD2	FLG	0.8CH.2	R/W	Serial interface 0 interrupt mode selection flag (dummy)
SIO0IMD1	FLG	0.8CH.1	R/W	Serial interface 0 interrupt mode selection flag
SIO0IMD0	FLG	0.8CH.0	R/W	Serial interface 0 interrupt mode selection flag
SIO0SF8	FLG	0.8DH.3	R	8-count detection flag of serial interface 0 clock counter
SIO0SF9	FLG	0.8DH.2	R	9-count detection flag of serial interface 0 clock counter
SBSTT	FLG	0.8DH.1	R	Serial interface 0 (I ² C mode) communication status detection flag (1: Start condition detected)
SBBSY	FLG	0.8DH.0	R	Serial interface 0 (I ² C mode) communication status detection flag (1: Start condition detected, 0: Stop condition detected)
SBACK	FLG	0.8EH.3	R/W`	Serial interface 0 (I ² C mode) ACK signal setting/detection flag
SIO0NWT	FLG	0.8EH.2	R/W	Serial interface 0 wait status setting/detection flag
				(1: Wait status released (no wait))
SIO0WRQ1	FLG	0.8EH.1	R/W	Bit 1 of serial interface 0 wait condition setting flag
SIO0WRQ0	FLG	0.8EH.0	R/W	Bit 0 of serial interface 0 wait condition setting flag

Symbol Name	Attribute	Value	R/W	Description
SIO0CH	FLG	0.8FH.3	R/W	Serial interface 0 mode selection flag
SB	FLG	0.8FH.2	R/W	Serial interface 0 mode selection flag
SIO0MS	FLG	0.8FH.1	R/W	Serial interface 0 shift clock mode selection flag
SIO0TX	FLG	0.8FH.0	R/W	Serial interface 0 transmission (TX)/reception (RX) selection flag
PLLSCNF	FLG	0.90H.3	R/W	Swallow counter least significant bit setting flag
PLLMD1	FLG	0.90H.1	R/W	PLL mode selection flag
PLLMD0	FLG	0.90H.0	R/W	PLL mode selection flag
PLLRFCK3	FLG	0.91H.3	R/W	PLL reference frequency selection flag
PLLRFCK2	FLG	0.91H.2	R/W	PLL reference frequency selection flag
PLLRFCK1	FLG	0.91H.1	R/W	PLL reference frequency selection flag
PLLRFCK0	FLG	0.91H.0	R/W	PLL reference frequency selection flag
PLLUL	FLG	0.92H.0	R&Reset	PLL unlock FF flag
BEEP1SEL	FLG	0.93H.1	R/W	BEEP1/general-purpose port pin function selection flag
BEEP0SEL	FLG	0.93H.0	R/W	BEEP0/general-purpose port pin function selection flag
BEEP1CK1	FLG	0.94H.3	R/W	BEEP1 clock selection flag
BEEP1CK0	FLG	0.94H.2	R/W	BEEP1 clock selection flag
BEEP0CK1	FLG	0.94H.1	R/W	BEEP0 clock selection flag
BEEP0CK0	FLG	0.94H.0	R/W	BEEP0 clock selection flag
WDTCY	FLG	0.96H.0	R	Watchdog timer/stack pointer reset status detection flag
втмосу	FLG	0.97H.0	R	Basic timer 0 carry flag
BTM0CK1	FLG	0.98H.1	R/W	Basic timer 0 clock selection flag
втмоско	FLG	0.98H.0	R/W	Basic timer 0 clock selection flag
SIO1TS	FLG	0.9DH.3	R/W	Serial interface 1 transmission/reception start flag
SIO1HIZ	FLG	0.9DH.2	R/W	Serial interface 1/general-purpose port selection flag
SIO1CK1	FLG	0.9DH.1	R/W	Serial interface 1 I/O clock selection flag
SIO1CK0	FLG	0.9DH.0	R/W	Serial interface 1 I/O clock selection flag
IEG4	FLG	0.9EH.3	R/W	Edge direction selection flag for INT4 pin interrupt request detection
INT4SEL	FLG	0.9EH.2	R/W	INT4 pin interrupt request flag setting disable
IEG3	FLG	0.9EH.1	R/W	Edge direction selection flag for INT3 pin interrupt request detection
INT3SEL	FLG	0.9EH.0	R/W	INT3 pin interrupt request flag setting disable
IEG2	FLG	0.9FH.2	R/W	Edge direction selection flag for INT2 pin interrupt request detection
IEG1	FLG	0.9FH.1	R/W	Edge direction selection flag for INT1 pin interrupt request detection
IEG0	FLG	0.9FH.0	R/W	Edge direction selection flag for INT0 pin interrupt request detection
FCGCH1	FLG	0.0A0H.1	R/W	FGC channel selection flag
FCGCH0	FLG	0.0A0H.0	R/W	FGC channel selection flag
IFCGOSTT	FLG	0.0A1H.0	R	IF counter gate status detection flag (1: Open, 0: Closed)

Symbol Name	Attribute	Value	R/W	Description
IFCMD1	FLG	0.0A2H.3	R/W	IF counter mode selection flag (10: AMIF, 11: FCG)
IFCMD0	FLG	0.0A2H.2	R/W	IF counter mode selection flag (00: CGP, 11: FMIF)
IFCCK1	FLG	0.0A2H.1	R/W	IF counter clock selection flag
IFCCK0	FLG	0.0A2H.0	R/W	IF counter clock selection flag
IFCSTRT	FLG	0.0A3H.1	w	IF counter count start flag
IFCRES	FLG	0.0A3H.0	V	IF counter reset flag
ADCCH3	FLG	0.0A4H.3	R/W	A/D converter channel selection flag (dummy)
ADCCH2	FLG	0.0A4H.2	R/W	A/D converter channel selection flag
ADCCH1	FLG	0.0A4H.1	R/W	A/D converter channel selection flag
ADCCH0	FLG	0.0A4H.0	R/W	A/D converter channel selection flag
ADCMD	FLG	0.0A5H.2	R/W	A/D converter compare mode selection flag
ADCSTT	FLG	0.0A5H.1	R	A/D converter operation status detection flag (0: End of conversion, 1: Conversion in progress)
ADCCMP	FLG	0.0A5H.0	 R	A/D converter compare result detection flag
PWMBIT	FLG	0.0A6H.2	R/W	PWM counter bit selection flag (0: 8 bits, 1: 9 bits)
PWMCK	FLG	0.0A6H.0	 R/W	PWM timer output clock selection flag
PWM2SEL	FLG	0.0A7H.2	R/W	PWM2/general-purpose port pin function selection flag
PWM1SEL	FLG	0.0A7H.1	R/W	PWM1/general-purpose port pin function selection flag
PWM0SEL	FLG	0.0A7H.0	R/W	PWM0/general-purpose port pin function selection flag
TM3SEL	FLG	0.0A8H.3	R/W	PWM/modulo timer 3 selection flag
TM3EN	FLG	0.0A8H.1	R/W	Modulo timer 3 count start flag
TM3RES	FLG	0.0A8H.0	R/W	Modulo timer 3 reset flag (when read: 0)
TM2EN	FLG	0.0A9H.3	R/W	Modulo timer 2 count start flag
TM2RES	FLG	0.0A9H.2	R/W	Modulo timer 2 reset flag (when read: 0)
TM2CK1	FLG	0.0A9H.1	R/W	Modulo timer 2 clock selection flag
TM2CK0	FLG	0.0A9H.0	R/ W	Modulo timer 2 clock selection flag
TM1EN	FLG	0.0AAH.3	R/W	Modulo timer 1 count start flag
TM1RES	FLG	0.0AAH.2	R/W	Modulo timer 1 reset flag (when read: 0)
TM1CK1	FLG	0.0AAH.1	R/W	Modulo timer 1 clock selection flag
TM1CK0	FLG	0.0AAH.0	R/W	Modulo timer 1 clock selection flag
TMOEN	FLG	0.0ABH.3	R/W	Modulo timer 0 count start flag
TMORES	FLG	0.0ABH.2	R/W	Modulo timer 0 reset flag (when read: 0)
TM0CK1	FLG	0.0ABH.1	R/W	Modulo timer 0 clock selection flag
TM0CK0	FLG	0.0ABH.0	R/W	Modulo timer 0 clock selection flag
TM0OVF	FLG	0.0ACH.3	R	Modulo timer 0 overflow detection flag
TM0GCEG	FLG	0.0ACH.2	R/W	Modulo timer 0 gate close input signal edge selection flag
TM0GOEG	FLG	0.0ACH.1	R/W	Modulo timer 0 gate open input signal edge selection flag
TMOMD	FLG	0.0ACH.0	R/W	Modulo timer 0 modulo counter/gate counter selection flag

Symbol Name	Attribute	Value	R/W	Description
IPSIO1	FLG	0.0ADH.3	R/W	Serial interface 1 interrupt enable flag
IPSIO0	FLG	0.0ADH.2	R/W	Serial interface 0 interrupt enable flag
ІРТМЗ	FLG	0.0ADH.1	R/W	PWM timer interrupt enable flag
IPTM2	FLG	0.0ADH.0	R/W	Modulo timer 2 interrupt enable flag
IPTM1	FLG	0.0AEH.3	R/W	Modulo timer 1 interrupt enable flag
IPTM0	FLG	0.0AEH.2	R/W	Modulo timer 0 interrupt enable flag
IP4	FLG	0.0AEH.1	R/W	INT4 pin interrupt enable flag
IP3	FLG	0.0AEH.0	R/W	INT3 pin interrupt enable flag
IP2	FLG	0.0AFH.3	R/W	INT2 pin interrupt enable flag
IP1	FLG	0.0AFH.2	R/W	INT1 pin interrupt enable flag
IP0	FLG	0.0AFH.1	R/W	INT0 pin interrupt enable flag
IPCE	FLG	0.0AFH.0	R/W	CE pin interrupt enable flag
IRQSIO1	FLG	0.0B4H.0	R/W	Serial interface 1 interrupt request detection flag
IRQSIO0	FLG	0.0B5H.0	R/W	Serial interface 0 interrupt request detection flag
IRQTM3	FLG	0.0B6H.0	R/W	PWM timer interrupt request detection flag
IRQTM2	FLG	0.0B7H.0	R/W	Modulo timer 2 interrupt request detection flag
IRQTM1	FLG	0.0B8H.0	R/W	Modulo timer 1 interrupt request detection flag
IRQTM0	FLG	0.0B9H.0	R/W	Modulo timer 0 interrupt request detection flag
INT4	FLG	0.0BAH.3	R	INT4 pin status detection flag
IRQ4	FLG	0.0BAH.0	R/W	INT4 pin interrupt request detection flag
INT3	FLG	0.0BBH.3	R	INT3 pin status detection flag
IRQ3	FLG	0.0BBH.0	R/W	INT3 pin interrupt request detection flag
INT2	FLG	0.0BCH.3	R	INT2 pin status detection flag
IRQ2	FLG	0.0BCH.0	R/W	INT2 pin interrupt request detection flag
INT1	FLG	0.0BDH.3	R	INT1 pin status detection flag
IRQ1	FLG	0.0BDH.0	R/W	INT1 pin interrupt request detection flag
INTO	FLG	0.0BEH.3	R	INT0 pin status detection flag
IRQ0	FLG	0.0BEH.0	R/W	INT0 pin interrupt request detection flag
CE	FLG	0.0BFH.3	R	CE pin status detection flag
CECNTSTT	FLG	0.0BFH.1	R	CE reset counter status detection flag
IRQCE	FLG	0.0BFH.0	R/W	CE pin interrupt request detection flag
P0DPLD3	FLG	15.66H.3	R/W	P0D3 pin pull-down resistor selection flag
P0DPLD2	FLG	15.66H.2	R/W	P0D2 pin pull-down resistor selection flag
P0DPLD1	FLG	15.66H.1	R/W	P0D1 pin pull-down resistor selection flag
P0DPLD0	FLG	15.66H.0	R/W	P0D0 pin pull-down resistor selection flag

P3DGIO FLG 15.67H.3 R/W P3C Input/output selection flag P3CGIO FLG 15.67H.2 R/W P3C Input/output selection flag P3BGIO FLG 15.67H.1 R/W P3B Input/output selection flag P3AGIO FLG 15.67H.0 R/W P3A Input/output selection flag P2DBIO3 FLG 15.68H.3 R/W P2D3 Input/output selection flag P2DBIO2 FLG 15.68H.3 R/W P2D2 Input/output selection flag P2DBIO1 FLG 15.68H.1 R/W P2D0 Input/output selection flag P2DBIO2 FLG 15.68H.3 R/W P2D0 Input/output selection flag P2DBIO3 FLG 15.68H.3 R/W P2C3 input/output selection flag P2DBIO4 FLG 15.68H.3 R/W P2C3 input/output selection flag P2CBIO3 FLG 15.68H.3 R/W P2C3 input/output selection flag P2CBIO4 FLG 15.68H.3 R/W P2C3 input/output selection flag P2BBIO2 FLG 15.6AH.1 R/W	Symbol Name	Attribute	Value	R/W	Description
P3BGIO FLG 15.67H.1 R/W P3B input/output selection flag P3AGIO FLG 15.67H.0 R/W P3A input/output selection flag P2DBIO3 FLG 15.68H.3 R/W P2D3 input/output selection flag P2DBIO1 FLG 15.68H.1 R/W P2D2 input/output selection flag P2DBIO1 FLG 15.68H.1 R/W P2D3 input/output selection flag P2DBIO2 FLG 15.68H.3 R/W P2D3 input/output selection flag P2CBIO3 FLG 15.68H.3 R/W P2C3 input/output selection flag P2CBIO2 FLG 15.69H.1 R/W P2C3 input/output selection flag P2CBIO3 FLG 15.69H.1 R/W P2C3 input/output selection flag P2CBIO3 FLG 15.69H.1 R/W P2C3 input/output selection flag P2CBIO4 FLG 15.69H.1 R/W P2C3 input/output selection flag P2BBIO3 FLG 15.64H.1 R/W P2B3 input/output selection flag P2BBIO5 FLG 15.64H.1 R/W	P3DGIO	FLG	15.67H.3	R/W	P3D input/output selection flag
PSAGIO FLG 15.67H.0 R.W P3A input/output selection flag P2DBIO3 FLG 15.68H.3 R.W P2D3 input/output selection flag (dummy) P2DBIO2 FLG 15.68H.2 R.W P2D2 input/output selection flag P2DBIO1 FLG 15.68H.1 R.W P2D0 input/output selection flag P2DBIO2 FLG 15.69H.3 R.W P2D0 input/output selection flag P2CBIO3 FLG 15.69H.1 R.W P2C3 input/output selection flag P2CBIO4 FLG 15.69H.1 R.W P2C3 input/output selection flag P2CBIO5 FLG 15.69H.1 R.W P2C3 input/output selection flag P2CBIO6 FLG 15.69H.1 R.W P2C3 input/output selection flag P2CBIO7 FLG 15.6AH.2 R.W P2C3 input/output selection flag P2BBIO7 FLG 15.6AH.2 R.W P2C3 input/output selection flag P2ABIO8 FLG 15.6AH.3 R.W P2C3 input/output selection flag P2ABIO9 FLG 15.6AH.3 R	P3CGIO	FLG	15.67H.2	R/W	P3C input/output selection flag
PZDBIO3 FLG 15.68H.3 R/W P2D3 input/output selection flag (dummy) PZDBIO2 FLG 15.68H.2 R/W P2D2 input/output selection flag PZDBIO1 FLG 15.68H.1 R/W P2D2 input/output selection flag PZDBIO0 FLG 15.68H.0 R/W P2D0 input/output selection flag PZCBIO3 FLG 15.68H.1 R/W P2C2 input/output selection flag PZCBIO1 FLG 15.68H.2 R/W P2C2 input/output selection flag PZCBIO3 FLG 15.68H.3 R/W P2C3 input/output selection flag PZCBIO0 FLG 15.68H.3 R/W P2C3 input/output selection flag PZBBIO3 FLG 15.6AH.1 R/W P2C3 input/output selection flag PZBBIO4 FLG 15.6AH.1 R/W P2C3 input/output selection flag PZBBIO5 FLG 15.6AH.1 R/W P2C42 input/output selection flag P2ABIO3 FLG 15.6BH.3 R/W P2C42 input/output selection flag P2ABIO4 FLG 15.6BH.0 <	P3BGIO	FLG	15.67H.1	R/W	P3B input/output selection flag
P2DBIO2 FLG 15.88H.2 R.W P2D2 input/output selection flag P2DBIO1 FLG 15.88H.1 R.W P2D1 input/output selection flag P2DBIO0 FLG 15.88H.0 R.W P2D0 input/output selection flag P2CBIO3 FLG 15.89H.2 R.W P2C3 input/output selection flag P2CBIO2 FLG 15.89H.2 R.W P2C2 input/output selection flag P2CBIO3 FLG 15.89H.1 R.W P2C2 input/output selection flag P2CBIO3 FLG 15.89H.1 R.W P2C0 input/output selection flag P2CBIO3 FLG 15.6AH.3 R.W P2B3 input/output selection flag P2BBIO3 FLG 15.6AH.1 R.W P2B2 input/output selection flag P2BBIO4 FLG 15.6AH.1 R.W P2B3 input/output selection flag P2ABIO3 FLG 15.6BH.3 R.W P2B3 input/output selection flag P2ABIO4 FLG 15.6BH.1 R.W P2A2 input/output selection flag P2ABIO3 FLG 15.6BH.3 R.W <td>P3AGIO</td> <td>FLG</td> <td>15.67H.0</td> <td>R/W</td> <td>P3A input/output selection flag</td>	P3AGIO	FLG	15.67H.0	R/W	P3A input/output selection flag
P2DBIO1 FLG 15.88H.1 R/W P2D1 input/output selection flag P2DBIO0 FLG 15.88H.0 R/W P2D0 input/output selection flag P2CBIO3 FLG 15.89H.3 R/W P2C3 input/output selection flag P2CBIO2 FLG 15.89H.1 R/W P2C2 input/output selection flag P2CBIO3 FLG 15.89H.1 R/W P2C3 input/output selection flag P2CBIO3 FLG 15.89H.1 R/W P2C3 input/output selection flag P2CBIO3 FLG 15.8AH.3 R/W P2B3 input/output selection flag P2BBIO4 FLG 15.8AH.2 R/W P2B2 input/output selection flag P2BBIO5 FLG 15.8AH.1 R/W P2B3 input/output selection flag P2BBIO6 FLG 15.8BH.3 R/W P2B3 input/output selection flag P2ABIO3 FLG 15.8BH.3 R/W P2A3 input/output selection flag P2ABIO3 FLG 15.8BH.3 R/W P2A1 input/output selection flag P2ABIO3 FLG 15.8BH.3 R/W <td>P2DBIO3</td> <td>FLG</td> <td>15.68H.3</td> <td>R/W</td> <td>P2D3 input/output selection flag (dummy)</td>	P2DBIO3	FLG	15.68H.3	R/W	P2D3 input/output selection flag (dummy)
P2DBIOO FLG 15.68H.0 R/W P2D0 input/output selection flag P2CBIO3 FLG 15.69H.3 R/W P2C3 input/output selection flag P2CBIO2 FLG 15.69H.2 R/W P2C2 input/output selection flag P2CBIO1 FLG 15.69H.1 R/W P2C1 input/output selection flag P2CBIO0 FLG 15.69H.0 R/W P2C0 input/output selection flag P2BBIO3 FLG 15.6AH.3 R/W P2B3 input/output selection flag P2BBIO2 FLG 15.6AH.1 R/W P2B2 input/output selection flag P2BBIO3 FLG 15.6AH.1 R/W P2B3 input/output selection flag P2BBIO3 FLG 15.6AH.1 R/W P2B3 input/output selection flag P2BBIO3 FLG 15.6AH.2 R/W P2B3 input/output selection flag P2ABIO3 FLG 15.6BH.3 R/W P2B3 input/output selection flag P2ABIO3 FLG 15.6BH.2 R/W P2A2 input/output selection flag P2ABIO3 FLG 15.6BH.3 R/W <td>P2DBIO2</td> <td>FLG</td> <td>15.68H.2</td> <td>R/W</td> <td>P2D2 input/output selection flag</td>	P2DBIO2	FLG	15.68H.2	R/W	P2D2 input/output selection flag
P2CBIO3 FLG 15.69H.3 R/W P2C3 input/output selection flag P2CBIO2 FLG 15.69H.2 R/W P2C2 input/output selection flag P2CBIO1 FLG 15.69H.1 R/W P2C2 input/output selection flag P2CBIO0 FLG 15.69H.1 R/W P2CD input/output selection flag P2BBIO3 FLG 15.6AH.3 R/W P2B3 input/output selection flag P2BBIO2 FLG 15.6AH.1 R/W P2B3 input/output selection flag P2BBIO3 FLG 15.6AH.1 R/W P2B3 input/output selection flag P2BBIO3 FLG 15.6AH.0 R/W P2B3 input/output selection flag P2BBIO3 FLG 15.6BH.3 R/W P2B3 input/output selection flag P2BBIO3 FLG 15.6BH.3 R/W P2B3 input/output selection flag P2ABIO3 FLG 15.6BH.1 R/W P2B3 input/output selection flag P2ABIO4 FLG 15.6BH.2 R/W P2B4 input/output selection flag P1DBIO3 FLG 15.6CH.3 R/W <td>P2DBIO1</td> <td>FLG</td> <td>15.68H.1</td> <td>R/W</td> <td>P2D1 input/output selection flag</td>	P2DBIO1	FLG	15.68H.1	R/W	P2D1 input/output selection flag
P2CBIO2 FLG 15.69H.2 R/W P2C2 input/output selection flag P2CBIO1 FLG 15.69H.1 R/W P2C1 input/output selection flag P2CBIO0 FLG 15.69H.0 R/W P2C0 input/output selection flag P2BBIO3 FLG 15.6AH.3 R/W P2B3 input/output selection flag P2BBIO2 FLG 15.6AH.1 R/W P2B2 input/output selection flag P2BBIO3 FLG 15.6AH.1 R/W P2B3 input/output selection flag P2BBIO3 FLG 15.6AH.1 R/W P2B3 input/output selection flag P2BBIO4 FLG 15.6BH.3 R/W P2B3 input/output selection flag P2ABIO3 FLG 15.6BH.3 R/W P2A2 input/output selection flag P2ABIO3 FLG 15.6BH.2 R/W P2A2 input/output selection flag P2ABIO4 FLG 15.6BH.2 R/W P2A2 input/output selection flag P1DBIO3 FLG 15.6CH.3 R/W P1D3 input/output selection flag P1DBIO4 FLG 15.6CH.3 R/W <td>P2DBIO0</td> <td>FLG</td> <td>15.68H.0</td> <td>R/W</td> <td>P2D0 input/output selection flag</td>	P2DBIO0	FLG	15.68H.0	R/W	P2D0 input/output selection flag
P2CBIO1 FLG 15.69H.1 R/W P2C1 input/output selection flag P2CBIO0 FLG 15.69H.0 R/W P2C0 input/output selection flag P2BBIO3 FLG 15.6AH.3 R/W P2B3 input/output selection flag P2BBIO2 FLG 15.6AH.2 R/W P2B2 input/output selection flag P2BBIO1 FLG 15.6AH.0 R/W P2B1 input/output selection flag P2BBIO3 FLG 15.6BH.3 R/W P2B0 input/output selection flag P2ABIO3 FLG 15.6BH.3 R/W P2A3 input/output selection flag P2ABIO4 FLG 15.6BH.2 R/W P2A2 input/output selection flag P2ABIO5 FLG 15.6BH.1 R/W P2A3 input/output selection flag P2ABIO5 FLG 15.6BH.1 R/W P2A3 input/output selection flag P1DBIO6 FLG 15.6BH.1 R/W P2A3 input/output selection flag P1DBIO7 FLG 15.6CH.2 R/W P1D3 input/output selection flag P1DBIO8 FLG 15.6CH.3 R/W <td>P2CBIO3</td> <td>FLG</td> <td>15.69H.3</td> <td>R/W</td> <td>P2C3 input/output selection flag</td>	P2CBIO3	FLG	15.69H.3	R/W	P2C3 input/output selection flag
P2CBIOO FLG 15.69H.0 R/W P2CO input/output selection flag P2BBIO3 FLG 15.6AH.3 R/W P2B3 input/output selection flag P2BBIO2 FLG 15.6AH.2 R/W P2B2 input/output selection flag P2BBIO1 FLG 15.6AH.1 R/W P2B1 input/output selection flag P2BBIO3 FLG 15.6BH.3 R/W P2B0 input/output selection flag P2ABIO3 FLG 15.6BH.3 R/W P2A3 input/output selection flag P2ABIO4 FLG 15.6BH.2 R/W P2A2 input/output selection flag P2ABIO5 FLG 15.6BH.1 R/W P2A3 input/output selection flag P2ABIO6 FLG 15.6BH.0 R/W P2A2 input/output selection flag P2ABIO7 FLG 15.6BH.0 R/W P2A3 input/output selection flag P1DBIO8 FLG 15.6CH.3 R/W P1D3 input/output selection flag P1DBIO9 FLG 15.6CH.3 R/W P1D2 input/output selection flag P0CBIO2 FLG 15.6DH.3 R/W <td>P2CBIO2</td> <td>FLG</td> <td>15.69H.2</td> <td>R/W</td> <td>P2C2 input/output selection flag</td>	P2CBIO2	FLG	15.69H.2	R/W	P2C2 input/output selection flag
P2BBIO3 FLG 15.6AH.3 R/W P2B3 input/output selection flag P2BBIO2 FLG 15.6AH.2 R/W P2B2 input/output selection flag P2BBIO1 FLG 15.6AH.1 R/W P2B1 input/output selection flag P2BBIO0 FLG 15.6AH.0 R/W P2B0 input/output selection flag P2ABIO3 FLG 15.6BH.3 R/W P2A3 input/output selection flag P2ABIO2 FLG 15.6BH.2 R/W P2A2 input/output selection flag P2ABIO1 FLG 15.6BH.1 R/W P2A1 input/output selection flag P2ABIO3 FLG 15.6BH.0 R/W P2A2 input/output selection flag P2ABIO4 FLG 15.6BH.1 R/W P2A2 input/output selection flag P2ABIO5 FLG 15.6BH.0 R/W P2A0 input/output selection flag P1DBIO3 FLG 15.6CH.3 R/W P1D3 input/output selection flag P1DBIO4 FLG 15.6CH.1 R/W P1D0 input/output selection flag P0CBIO3 FLG 15.6DH.3 R/W <td>P2CBIO1</td> <td>FLG</td> <td>15.69H.1</td> <td>R/W</td> <td>P2C1 input/output selection flag</td>	P2CBIO1	FLG	15.69H.1	R/W	P2C1 input/output selection flag
P2BBIO2 FLG 15.6AH.2 R/W P2B2 input/output selection flag P2BBIO1 FLG 15.6AH.1 R/W P2B1 input/output selection flag P2BBIO0 FLG 15.6AH.0 R/W P2B0 input/output selection flag P2BBIO3 FLG 15.6BH.3 R/W P2A3 input/output selection flag P2ABIO2 FLG 15.6BH.2 R/W P2A2 input/output selection flag P2ABIO1 FLG 15.6BH.1 R/W P2A1 input/output selection flag P2ABIO0 FLG 15.6BH.0 R/W P2A0 input/output selection flag P1DBIO3 FLG 15.6CH.3 R/W P1D3 input/output selection flag P1DBIO2 FLG 15.6CH.3 R/W P1D2 input/output selection flag P1DBIO3 FLG 15.6CH.1 R/W P1D1 input/output selection flag P1DBIO4 FLG 15.6CH.1 R/W P1D0 input/output selection flag P0CBIO3 FLG 15.6DH.3 R/W P0C3 input/output selection flag P0CBIO4 FLG 15.6DH.1 R/W <td>P2CBIO0</td> <td>FLG</td> <td>15.69H.0</td> <td>R/W</td> <td>P2C0 input/output selection flag</td>	P2CBIO0	FLG	15.69H.0	R/W	P2C0 input/output selection flag
P2BBIO1 FLG 15.6AH.1 R/W P2B1 input/output selection flag P2BBIO0 FLG 15.6AH.0 R/W P2B0 input/output selection flag P2ABIO3 FLG 15.6BH.3 R/W P2A3 input/output selection flag (dummy) P2ABIO2 FLG 15.6BH.2 R/W P2A2 input/output selection flag P2ABIO1 FLG 15.6BH.1 R/W P2A1 input/output selection flag P2ABIO3 FLG 15.6BH.0 R/W P2A0 input/output selection flag P1DBIO3 FLG 15.6CH.3 R/W P1D3 input/output selection flag P1DBIO4 FLG 15.6CH.2 R/W P1D2 input/output selection flag P1DBIO5 FLG 15.6CH.1 R/W P1D1 input/output selection flag P0CBIO3 FLG 15.6CH.0 R/W P1D0 input/output selection flag P0CBIO3 FLG 15.6DH.2 R/W P0C2 input/output selection flag P0CBIO4 FLG 15.6DH.2 R/W P0C1 input/output selection flag P0BBIO3 FLG 15.6EH.3 <td< td=""><td>P2BBIO3</td><td>FLG</td><td>15.6AH.3</td><td>R/W</td><td>P2B3 input/output selection flag</td></td<>	P2BBIO3	FLG	15.6AH.3	R/W	P2B3 input/output selection flag
P2BBIOO FLG 15.6AH.0 R/W P2B0 input/output selection flag P2ABIO3 FLG 15.6BH.3 R/W P2A3 input/output selection flag (dummy) P2ABIO2 FLG 15.6BH.2 R/W P2A2 input/output selection flag P2ABIO1 FLG 15.6BH.1 R/W P2A1 input/output selection flag P2ABIO3 FLG 15.6CH.3 R/W P2A0 input/output selection flag P1DBIO3 FLG 15.6CH.3 R/W P1D3 input/output selection flag P1DBIO4 FLG 15.6CH.1 R/W P1D1 input/output selection flag P1DBIO5 FLG 15.6CH.1 R/W P1D1 input/output selection flag P1DBIO6 FLG 15.6CH.1 R/W P1D1 input/output selection flag P0CBIO3 FLG 15.6DH.3 R/W P0C3 input/output selection flag P0CBIO2 FLG 15.6DH.1 R/W P0C1 input/output selection flag P0CBIO3 FLG 15.6DH.1 R/W P0C0 input/output selection flag P0BBIO3 FLG 15.6EH.3 <td< td=""><td>P2BBIO2</td><td>FLG</td><td>15.6AH.2</td><td>R/W</td><td>P2B2 input/output selection flag</td></td<>	P2BBIO2	FLG	15.6AH.2	R/W	P2B2 input/output selection flag
P2ABIO3 FLG 15.6BH.3 R/W P2A3 input/output selection flag (dummy) P2ABIO2 FLG 15.6BH.2 R/W P2A2 input/output selection flag P2ABIO1 FLG 15.6BH.1 R/W P2A1 input/output selection flag P2ABIO0 FLG 15.6BH.0 R/W P2A0 input/output selection flag P1DBIO3 FLG 15.6CH.3 R/W P1D3 input/output selection flag P1DBIO2 FLG 15.6CH.2 R/W P1D2 input/output selection flag P1DBIO1 FLG 15.6CH.1 R/W P1D1 input/output selection flag P1DBIO0 FLG 15.6CH.0 R/W P1D0 input/output selection flag P0CBIO3 FLG 15.6DH.3 R/W P0C3 input/output selection flag P0CBIO2 FLG 15.6DH.1 R/W P0C1 input/output selection flag P0CBIO0 FLG 15.6DH.0 R/W P0C3 input/output selection flag P0BBIO3 FLG 15.6EH.3 R/W P0B3 input/output selection flag P0BBIO1 FLG 15.6EH.1 <td< td=""><td>P2BBIO1</td><td>FLG</td><td>15.6AH.1</td><td>R/W</td><td>P2B1 input/output selection flag</td></td<>	P2BBIO1	FLG	15.6AH.1	R/W	P2B1 input/output selection flag
P2ABIO2 FLG 15.6BH.2 R/W P2A2 input/output selection flag P2ABIO1 FLG 15.6BH.1 R/W P2A1 input/output selection flag P2ABIO0 FLG 15.6BH.0 R/W P2A0 input/output selection flag P1DBIO3 FLG 15.6CH.3 R/W P1D3 input/output selection flag P1DBIO2 FLG 15.6CH.2 R/W P1D2 input/output selection flag P1DBIO1 FLG 15.6CH.1 R/W P1D1 input/output selection flag P1DBIO0 FLG 15.6CH.0 R/W P1D0 input/output selection flag P0CBIO3 FLG 15.6DH.3 R/W P0C3 input/output selection flag P0CBIO2 FLG 15.6DH.2 R/W P0C2 input/output selection flag P0CBIO1 FLG 15.6DH.1 R/W P0C1 input/output selection flag P0BBIO3 FLG 15.6EH.3 R/W P0B3 input/output selection flag P0BBIO2 FLG 15.6EH.2 R/W P0B2 input/output selection flag P0BBIO3 FLG 15.6EH.1 R/W <td>P2BBIO0</td> <td>FLG</td> <td>15.6AH.0</td> <td>R/W</td> <td>P2B0 input/output selection flag</td>	P2BBIO0	FLG	15.6AH.0	R/W	P2B0 input/output selection flag
P2ABIO1 FLG 15.6BH.1 R/W P2A1 input/output selection flag P2ABIO0 FLG 15.6BH.0 R/W P2A0 input/output selection flag P1DBIO3 FLG 15.6CH.3 R/W P1D3 input/output selection flag P1DBIO2 FLG 15.6CH.2 R/W P1D2 input/output selection flag P1DBIO1 FLG 15.6CH.1 R/W P1D1 input/output selection flag P1DBIO0 FLG 15.6CH.0 R/W P1D0 input/output selection flag P0CBIO3 FLG 15.6DH.3 R/W P0C3 input/output selection flag P0CBIO2 FLG 15.6DH.2 R/W P0C2 input/output selection flag P0CBIO1 FLG 15.6DH.1 R/W P0C1 input/output selection flag P0BIO3 FLG 15.6EH.3 R/W P0C8 input/output selection flag P0BBIO2 FLG 15.6EH.2 R/W P0B2 input/output selection flag P0BBIO1 FLG 15.6EH.1 R/W P0B1 input/output selection flag P0ABIO3 FLG 15.6FH.3 R/W	P2ABIO3	FLG	15.6BH.3	R/W	P2A3 input/output selection flag (dummy)
P2ABIO0 FLG 15.6BH.0 R/W P2A0 input/output selection flag P1DBIO3 FLG 15.6CH.3 R/W P1D3 input/output selection flag P1DBIO2 FLG 15.6CH.2 R/W P1D2 input/output selection flag P1DBIO1 FLG 15.6CH.1 R/W P1D1 input/output selection flag P1DBIO0 FLG 15.6CH.0 R/W P1D0 input/output selection flag P0CBIO3 FLG 15.6DH.3 R/W P0C3 input/output selection flag P0CBIO2 FLG 15.6DH.2 R/W P0C2 input/output selection flag P0CBIO1 FLG 15.6DH.1 R/W P0C1 input/output selection flag P0CBIO0 FLG 15.6EH.3 R/W P0B3 input/output selection flag P0BBIO3 FLG 15.6EH.2 R/W P0B2 input/output selection flag P0BBIO1 FLG 15.6EH.1 R/W P0B1 input/output selection flag P0BBIO0 FLG 15.6EH.3 R/W P0B0 input/output selection flag P0ABIO3 FLG 15.6FH.3 R/W <td>P2ABIO2</td> <td>FLG</td> <td>15.6BH.2</td> <td>R/W</td> <td>P2A2 input/output selection flag</td>	P2ABIO2	FLG	15.6BH.2	R/W	P2A2 input/output selection flag
P1DBIO3 FLG 15.6CH.3 R/W P1D3 input/output selection flag P1DBIO2 FLG 15.6CH.2 R/W P1D2 input/output selection flag P1DBIO1 FLG 15.6CH.1 R/W P1D1 input/output selection flag P1DBIO0 FLG 15.6CH.0 R/W P1D0 input/output selection flag P0CBIO3 FLG 15.6DH.3 R/W P0C3 input/output selection flag P0CBIO2 FLG 15.6DH.2 R/W P0C2 input/output selection flag P0CBIO1 FLG 15.6DH.1 R/W P0C1 input/output selection flag P0CBIO0 FLG 15.6DH.0 R/W P0C0 input/output selection flag P0BBIO3 FLG 15.6EH.3 R/W P0B3 input/output selection flag P0BBIO1 FLG 15.6EH.1 R/W P0B1 input/output selection flag P0BBIO0 FLG 15.6EH.0 R/W P0B0 input/output selection flag P0ABIO3 FLG 15.6FH.3 R/W P0A3 input/output selection flag P0ABIO1 FLG 15.6FH.2 R/W <td>P2ABIO1</td> <td>FLG</td> <td>15.6BH.1</td> <td>R/W</td> <td>P2A1 input/output selection flag</td>	P2ABIO1	FLG	15.6BH.1	R/W	P2A1 input/output selection flag
P1DBIO2 FLG 15.6CH.2 R/W P1D2 input/output selection flag P1DBIO1 FLG 15.6CH.1 R/W P1D1 input/output selection flag P1DBIO0 FLG 15.6CH.0 R/W P1D0 input/output selection flag P0CBIO3 FLG 15.6DH.3 R/W P0C3 input/output selection flag P0CBIO2 FLG 15.6DH.2 R/W P0C2 input/output selection flag P0CBIO1 FLG 15.6DH.1 R/W P0C1 input/output selection flag P0CBIO0 FLG 15.6DH.0 R/W P0C0 input/output selection flag P0BBIO3 FLG 15.6EH.3 R/W P0B3 input/output selection flag P0BBIO2 FLG 15.6EH.2 R/W P0B2 input/output selection flag P0BBIO0 FLG 15.6EH.0 R/W P0B0 input/output selection flag P0ABIO3 FLG 15.6FH.3 R/W P0A2 input/output selection flag P0ABIO1 FLG 15.6FH.2 R/W P0A2 input/output selection flag	P2ABIO0	FLG	15.6BH.0	R/W	P2A0 input/output selection flag
P1DBIO1 FLG 15.6CH.1 R/W P1D1 input/output selection flag P1DBIO0 FLG 15.6CH.0 R/W P1D0 input/output selection flag P0CBIO3 FLG 15.6DH.3 R/W P0C3 input/output selection flag P0CBIO2 FLG 15.6DH.2 R/W P0C2 input/output selection flag P0CBIO1 FLG 15.6DH.1 R/W P0C1 input/output selection flag P0CBIO0 FLG 15.6DH.0 R/W P0C0 input/output selection flag P0BBIO3 FLG 15.6EH.3 R/W P0B3 input/output selection flag P0BBIO2 FLG 15.6EH.2 R/W P0B2 input/output selection flag P0BBIO0 FLG 15.6EH.0 R/W P0B0 input/output selection flag P0ABIO3 FLG 15.6FH.3 R/W P0A3 input/output selection flag P0ABIO2 FLG 15.6FH.2 R/W P0A2 input/output selection flag P0ABIO1 FLG 15.6FH.1 R/W P0A1 input/output selection flag	P1DBIO3	FLG	15.6CH.3	R/W	P1D3 input/output selection flag
P1DBIO0 FLG 15.6CH.0 R/W P1D0 input/output selection flag P0CBIO3 FLG 15.6DH.3 R/W P0C3 input/output selection flag P0CBIO2 FLG 15.6DH.2 R/W P0C2 input/output selection flag P0CBIO1 FLG 15.6DH.1 R/W P0C1 input/output selection flag P0CBIO0 FLG 15.6DH.0 R/W P0C0 input/output selection flag P0BBIO3 FLG 15.6EH.3 R/W P0B3 input/output selection flag P0BBIO2 FLG 15.6EH.2 R/W P0B2 input/output selection flag P0BBIO0 FLG 15.6EH.0 R/W P0B0 input/output selection flag P0ABIO3 FLG 15.6FH.3 R/W P0A3 input/output selection flag P0ABIO2 FLG 15.6FH.2 R/W P0A2 input/output selection flag P0ABIO1 FLG 15.6FH.1 R/W P0A1 input/output selection flag	P1DBIO2	FLG	15.6CH.2	R/W	P1D2 input/output selection flag
POCBIO3 FLG 15.6DH.3 R/W POC3 input/output selection flag POCBIO2 FLG 15.6DH.2 R/W POC2 input/output selection flag POCBIO1 FLG 15.6DH.1 R/W POC1 input/output selection flag POCBIO0 FLG 15.6DH.0 R/W POC0 input/output selection flag POBBIO3 FLG 15.6EH.3 R/W POB3 input/output selection flag POBBIO2 FLG 15.6EH.2 R/W POB2 input/output selection flag POBBIO1 FLG 15.6EH.1 R/W POB1 input/output selection flag POABIO3 FLG 15.6EH.3 R/W POA3 input/output selection flag POABIO2 FLG 15.6FH.2 R/W POA2 input/output selection flag POABIO1 FLG 15.6FH.1 R/W POA1 input/output selection flag	P1DBIO1	FLG	15.6CH.1	R/W	P1D1 input/output selection flag
POCBIO2 FLG 15.6DH.2 R/W POC2 input/output selection flag POCBIO1 FLG 15.6DH.1 R/W POC1 input/output selection flag POCBIO0 FLG 15.6DH.0 R/W P0C0 input/output selection flag POBBIO3 FLG 15.6EH.3 R/W P0B3 input/output selection flag POBBIO2 FLG 15.6EH.2 R/W P0B2 input/output selection flag POBBIO1 FLG 15.6EH.1 R/W P0B1 input/output selection flag POBBIO0 FLG 15.6EH.0 R/W P0B0 input/output selection flag POABIO3 FLG 15.6FH.3 R/W P0A3 input/output selection flag POABIO2 FLG 15.6FH.2 R/W P0A2 input/output selection flag POABIO1 FLG 15.6FH.1 R/W P0A1 input/output selection flag	P1DBIO0	FLG	15.6CH.0	R/W	P1D0 input/output selection flag
POCBIO1 FLG 15.6DH.1 R/W POC1 input/output selection flag POCBIO0 FLG 15.6DH.0 R/W POC0 input/output selection flag POBBIO3 FLG 15.6EH.3 R/W POB3 input/output selection flag POBBIO2 FLG 15.6EH.2 R/W POB2 input/output selection flag POBBIO1 FLG 15.6EH.1 R/W POB1 input/output selection flag POBBIO0 FLG 15.6EH.0 R/W POB0 input/output selection flag POABIO3 FLG 15.6FH.3 R/W POA3 input/output selection flag POABIO2 FLG 15.6FH.2 R/W POA2 input/output selection flag POABIO1 FLG 15.6FH.1 R/W POA1 input/output selection flag	P0CBIO3	FLG	15.6DH.3	R/W	P0C3 input/output selection flag
POCBIO0 FLG 15.6DH.0 R/W POC0 input/output selection flag P0BBIO3 FLG 15.6EH.3 R/W P0B3 input/output selection flag P0BBIO2 FLG 15.6EH.2 R/W P0B2 input/output selection flag P0BBIO1 FLG 15.6EH.1 R/W P0B1 input/output selection flag P0BBIO0 FLG 15.6EH.0 R/W P0B0 input/output selection flag P0ABIO3 FLG 15.6FH.3 R/W P0A3 input/output selection flag P0ABIO2 FLG 15.6FH.2 R/W P0A2 input/output selection flag P0ABIO1 FLG 15.6FH.1 R/W P0A1 input/output selection flag	P0CBIO2	FLG	15.6DH.2	R/W	P0C2 input/output selection flag
POBBIO3 FLG 15.6EH.3 R/W POB3 input/output selection flag POBBIO2 FLG 15.6EH.2 R/W POB2 input/output selection flag POBBIO1 FLG 15.6EH.1 R/W POB1 input/output selection flag POBBIO0 FLG 15.6EH.0 R/W POB0 input/output selection flag POABIO3 FLG 15.6FH.3 R/W POA3 input/output selection flag POABIO2 FLG 15.6FH.2 R/W POA2 input/output selection flag POABIO1 FLG 15.6FH.1 R/W POA1 input/output selection flag	P0CBIO1	FLG	15.6DH.1	R/W	P0C1 input/output selection flag
P0BBIO2 FLG 15.6EH.2 R/W P0B2 input/output selection flag P0BBIO1 FLG 15.6EH.1 R/W P0B1 input/output selection flag P0BBIO0 FLG 15.6EH.0 R/W P0B0 input/output selection flag P0ABIO3 FLG 15.6FH.3 R/W P0A3 input/output selection flag P0ABIO2 FLG 15.6FH.2 R/W P0A2 input/output selection flag P0ABIO1 FLG 15.6FH.1 R/W P0A1 input/output selection flag	P0CBIO0	FLG	15.6DH.0	R/W	P0C0 input/output selection flag
POBBIO1 FLG 15.6EH.1 R/W POB1 input/output selection flag POBBIO0 FLG 15.6EH.0 R/W POB0 input/output selection flag POABIO3 FLG 15.6FH.3 R/W POA3 input/output selection flag POABIO2 FLG 15.6FH.2 R/W POA2 input/output selection flag POABIO1 FLG 15.6FH.1 R/W POA1 input/output selection flag	P0BBIO3	FLG	15.6EH.3	R/W	P0B3 input/output selection flag
P0BBIO0 FLG 15.6EH.0 R/W P0B0 input/output selection flag P0ABIO3 FLG 15.6FH.3 R/W P0A3 input/output selection flag P0ABIO2 FLG 15.6FH.2 R/W P0A2 input/output selection flag P0ABIO1 FLG 15.6FH.1 R/W P0A1 input/output selection flag	P0BBIO2	FLG	15.6EH.2	R/W	P0B2 input/output selection flag
P0ABIO3 FLG 15.6FH.3 R/W P0A3 input/output selection flag P0ABIO2 FLG 15.6FH.2 R/W P0A2 input/output selection flag P0ABIO1 FLG 15.6FH.1 R/W P0A1 input/output selection flag	P0BBIO1	FLG	15.6EH.1	R/W	P0B1 input/output selection flag
P0ABIO2 FLG 15.6FH.2 R/W P0A2 input/output selection flag P0ABIO1 FLG 15.6FH.1 R/W P0A1 input/output selection flag	P0BBIO0	FLG	15.6EH.0	R/W	P0B0 input/output selection flag
P0ABIO1 FLG 15.6FH.1 R/W P0A1 input/output selection flag	P0ABIO3	FLG	15.6FH.3	R/W	P0A3 input/output selection flag
·	P0ABIO2	FLG	15.6FH.2	R/W	P0A2 input/output selection flag
P0ABIO0 FLG 15.6FH.0 R/W P0A0 input/output selection flag	P0ABIO1	FLG	15.6FH.1	R/W	P0A1 input/output selection flag
	P0ABIO0	FLG	15.6FH.0	R/W	P0A0 input/output selection flag

23.5 Peripheral Hardware Registers

Symbol Name	Attribute	Value	R/W	Description
ADCR	DAT	02H	R/W	A/D converter reference voltage setting register
SIO0SFR	DAT	03H	R/W	Serial interface 0 presettable shift register
SIO1SFR	DAT	04H	R/W	Serial interface 1 presettable shift register
тмом	DAT	1AH	R/W	Timer modulo 0 register
тмос	DAT	1BH	R	Timer modulo 0 counter
TM1M	DAT	1CH	R/W	Timer modulo 1 register
TM1C	DAT	1DH	R	Timer modulo 1 counter
TM2M	DAT	1EH	R/W	Timer modulo 2 register
TM2C	DAT	1FH	R	Timer modulo 2 counter
AR	DAT	40H	R/W	Address register
DBFSTK	DAT	41H	R/W	DBF stack register
PLLR	DAT	42H	R/W	PLL data register
IFC	DAT	43H	R	IF counter data register
PWMR0	DAT	44H	R/W	PWM0 data register
PWMR1	DAT	45H	R/W	PWM1 data register
PWMR2	DAT	46H	R/W	PWM2 data register
тмзм	DAT	46H	R/W	Timer modulo 3 register

23.6 Others

Symbol Name	Attribute	Value	Description
DBF	DAT	OFH	Operand of GET/PUT/MOVT/MOVTH/MOVL instruction (DBF)
IX	DAT	01H	Operand of INC instruction (IX)
AR_EPA1	DAT	8040H	Operand of CALL/BR/MOVT/MOVTH/MOVTL instruction (EPA bit on)
AR_EPA0	DAT	4040H	Operand of CALL/BR/MOVT/MOVTH/MOVTL instruction (EPA bit off)

24. ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (T_A = 25 °C)

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	V _{DD}		-0.3 ~ +6.0	٧
Input voltage	Vı	Other than CE, INT0 through INT4, and RESET pins	-0.3 ~ V _{DD} +0.3	٧
		CE, INT0 through INT4, and RESET pins	-0.3 ~ V _{DD} +0.6	٧
Output voltage	V o	Except P1B0 through P1B3	-0.3 ~ V _{DD} +0.3	mA
High-level output current	Іон	1 pin	-8.0	mA
		Total of P2A0 through P2A2, P3A0 through P3A3, and P3B0 through P3B3	-15.0	mA
		Total of P0A0 through P0A3, P0B0 through P0B3, P0C0 through P0C3, P1D0 through P1D3, P2B0 through P2B3, P2C0 through P2C3, P2D0 through P2D2, P3C0 through P3C3, and P3D0 through P3D3	-25.0	mA
Low-level output current	Іоь	1 pin of P1B0 through P1B3	12.0	mA
		1 pin of P1B0 through P1B3	8.0	mA
		Total of P2A0 through P2A2, P3A0 through P3A3, and P3B0 through P3B3	15.0	mA
		Total of P0A0 through P0A3, P0B0 through P0B3, P0C0 through P0C3, P1D0 through P1D3, P2B0 through P2B3, P2C0 through P2C3, P2D0 through P2D2, P3C0 through P3C3, and P3D0 through P3D3	25.0	mA
		Total of P1B0 through P1B3 pins	25.0	mA
Output voltage	V _{BDS}	P1B0-P1B3	14.0	V
Total power dissipation	Pt		200	mW
Operating ambient temperature	Та		-40 ~ +85	°C
Storage temperature	T _{stg}		− 55 ~ +125	°C

Caution If the rated value of even one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. The absolute maximum ratings define the rated values exceeding which the product may be physically damaged. Never exceed these ratings.

Recommended Operating Range ($T_A = -40 \text{ to } +85 \text{ }^{\circ}\text{C}$)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V _{DD1}	When CPU and PLL are operating		5.0	5.5	٧
	V _{DD2}	When CPU and PLL are stopped	3.5	5.0	5.5	٧

Recommended Output Voltage ($T_A = -40 \text{ to } +85 \text{ }^{\circ}\text{C}$)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Output voltage	V _{BDS}	P1B0-P1B3			12	٧

DC Characteristics (T_A = -40 to +85 °C, V_{DD} = 3.5 to 5.5 V)

Parameter	Symbol		Condition	MIN.	TYP.	MAX.	Unit
Supply current	IDD1	When CPU is ope sine wave input to (fin = 4.5 MHz±1%	·		1.5	3.0	mA
	IDD2	When CPU and P input to X _{IN} pin. (f _{IN} = 4.5 MHz±1% With HALT instruc	•		0.7	1.5	mA
Data retention voltage	V _{DDR1}	Crystal oscillation		3.5		5.5	V
	V _{DDR2}	Crystal	Power failure detection by timer FF	2.2		5.5	V
	VDDR3	oscillation stops	Data memory retained	2.0		5.5	V
Data retention current	Iddr1	Crystal	V _{DD} = 5 V, T _A = 25 °C		2.0	4.0	μΑ
	IDDR2	oscillation stops			2.0	30.0	μΑ
High-level input voltage	V _{IH1}	P1D0-P1D3, P2A2	0-P0C3, P1A0, P1A1, P1C0-P1C3, 2, P2B0-P2B3, P2C0-P2C3, 0-P3A3, P3B0-P3B3, P3C0-P3C3,	0.7V _{DD}		V _{DD}	V
	V _{IH2}	P0A1-P0A3, P0B0 INT0-INT4, RESE	D, P0B2, P0B3, P2A0, P2A1, CE, T	0.8V _{DD}		V _{DD}	V
	Vінз	P0D0-P0D3		0.55V _{DD}		V _{DD}	٧
Low-level input voltage	VIL1	P1D0-P1D3, P2A2	P0A0, P0B1, P0C0-P0C3, P1A0, P1A1, P1C0-P1C3, P1D0-P1D3, P2A2, P2B0-P2B3, P2C0-P2C3, P2D0-P2D2, P3A0-P3A3, P3B0-P3B3, P3C0-P3C3, P3D0-P3D3			0.3V _{DD}	V
	V _{IL2}	P0A1-P0A3, P0B0 INT0-INT4, RESE	D, P0B2, P0B3, P2A0, P2A1, CE, T	0		0.2V _{DD}	٧
	VIL3	P0D0-P0D3		0		0.15V _{DD}	٧
High-level output current	Іон1	P2A0-P2A2, P2B0	D-P0B3, P0C0-P0C3, P1D0-P1D3, D-P2B3, P2C0-P2C3, P2D0-P2D2, D-P3B3, P3C0-P3C3, P3D0-P3D3 Voh = Vdd—1 V	-1.0			mA
	Іон2	E00, E01	$V_{\text{DD}} = 4.5 \sim 5.5 \text{ V}, \text{ Voh} = V_{\text{DD}} - 1 \text{ V}$	-3.0			mA
Low-level output current	lol1	P2A0-P2A2, P2B0	P0A0-P0A3, P0B0-P0B3, P0C0-P0C3, P1D0-P1D3, P2A0-P2A2, P2B0-P2B3, P2C0-P2C3, P2D0-P2D2, P3A0-PA3A, P3B0-P3B3, P3C0-P3C3, P3D0-P3D3 Vol. = 1 V				mA
	lol2	EO0, EO1	$V_{DD} = 4.5 \sim 5.5 \text{ V}, V_{OL} = 1 \text{ V}$	3.0			mA
	Іогз	P1B0-P1B3	Vol = 1 V	7.0			mA
High-level input current	Іін	P0D0 through P0I	D3 pulled down VIN = VDD	5.0		150	μΑ
Output off leakage	ILO1	P1B0-P1B3	VIN = 12 V			1.0	μΑ
current	ILO2	EO0, EO1				±1.0	μΑ
High-level input leakage current	Ішн	Input pin	$V_{\text{IN}} = V_{\text{DD}}$			1.0	μΑ
Low-level input leakage current	luc	Input pin	VIN = 0 V			-1.0	μΑ

AC Characteristics (T_A = -40 to +85 °C, V_{DD} = 5 V \pm 10%)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Operating frequency	fin1	VCOL pin, MF mode, sine wave input $V_{\text{IN}} = 0.1 \ V_{\text{P-P}} ^{\text{Note}}$			3	MHz
	f _{IN2}	VCOL pin, HF mode, sine wave input $V_{\text{IN}} = 0.1 \ V_{\text{p-p}} \text{Note}$	10		40	MHz
	fınз	VCOH pin, VHF mode, sine wave input $V_{\text{IN}} = 0.1 \ V_{\text{p-p}} \text{Note}$	60		130	MHz
	fin4	AMIFC pin, sine wave input $V_{IN} = 0.15 \ V_{p \cdot p} ^{\text{Note}} \label{eq:Vin}$	0.4		0.5	MHz
	fins	FMIFC pin, FMIF count mode, sine wave input $V_{\text{IN}} = 0.20 \ V_{\text{p-p}}$	10		11	MHz
	fine	FMIFC pin, AMIF count mode, sine wave input $V_{\text{IN}} = 0.15 \ V_{\text{p-p}} \label{eq:Vin}$	0.4		0.5	MHz
SIO0 input frequency	f _{IN7}	External clock			1	MHz
SIO1 input frequency	fins	External clock			0.7	MHz

Note The condition of sine wave input $V_{IN} = 0.1 \ V_{p-p}$ is the rated value when the $\mu PD17704$, 17705, 17707, 17708, or 17709 alone is operating. Where influence of noise must be taken into consideration, operation under input amplitude condition of $V_{IN} = 0.15 \ V_{p-p}$ is recommended.

A/D Converter Characteristics (TA = -40 to +85 $^{\circ}$ C, V_{DD} = 5 V \pm 10%)


Parameter	Symbol	Condition		MIN.	TYP.	MAX.	Unit
A/D conversion total error		8 BIT				±3.0	LSB
A/D conversion total error		8 BIT	T _A = 0 ~ 85 °C			±2.5	LSB

Reference Characteristics (T_A = +25 $^{\circ}$ C, V_{DD} = 5.0 V)


Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply current	Іррз	When CPU and PLL are operating with sine wave input to VCOH pin $(f_{IN}=130~\text{MHz},~V_{IN}=0.3~V_{PP})$		6.0	12.0	mA

25. PACKAGE DRAWING

80 PIN PLASTIC QFP (14×14)



detail of lead end



NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	17.2±0.4	0.677±0.016
В	14.0±0.2	$0.551^{+0.009}_{-0.008}$
С	14.0±0.2	$0.551^{+0.009}_{-0.008}$
D	17.2±0.4	0.677±0.016
F	0.825	0.032
G	0.825	0.032
Н	0.30±0.10	$0.012^{+0.004}_{-0.005}$
ı	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
K	1.6±0.2	0.063±0.008
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
М	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.003}$
N	0.10	0.004
Р	2.7	0.106
Q	0.1±0.1	0.004±0.004
R	5°±5°	5°±5°
S	3.0 MAX.	0.119 MAX.

Remark The dimensions and materials of the ES model are the same as those of the mass-produced model.

S80GC-65-3B9-4

26. RECOMMENDED SOLDERING CONDITIONS

Solder the μ PD17709 under the following recommended conditions.

For the details of the recommended soldering conditions, refer to "Semiconductor Device Mounting Technology Manual" (C10535E).

For the soldering method and conditions other than those recommended, consult NEC.

Table 26-1. Soldering Conditions of Surface Mount Type

```
★ \muPD17704GC-xxx-3B9: 80-pin plastic QFP (14 × 14 mm, 0.65 mm pitch)

★ \muPD17705GC-xxx-3B9: 80-pin plastic QFP (14 × 14 mm, 0.65 mm pitch)

\muPD17707GC-xxx-3B9: 80-pin plastic QFP (14 × 14 mm, 0.65 mm pitch)

\muPD17708GC-xxx-3B9: 80-pin plastic QFP (14 × 14 mm, 0.65 mm pitch)

\muPD17709GC-xxx-3B9: 80-pin plastic QFP (14 × 14 mm, 0.65 mm pitch)
```


Soldering Method	Soldering Condition	Symbol of Recommended Condition
Infrared reflow	Package peak temperature: 235 °C, Time: 30 seconds MAX. (210 °C MIN.) Number of times: 2 MAX.	IR35-00-2
VPS	Package peak temperature: 215 °C, Time: 40 seconds MAX. (200 °C MIN.) Number of times: 2 MAX.	VP15-00-2
Wave soldering	Soldering bath temperature: 260 °C MAX., Time: 10 seconds MAX., Number of times: 1, Preheating temperature: 120 °C MAX. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300 °C MAX., Time: 3 seconds MAX. (per side of device)	_

Caution Do not use two or more soldering methods in combination (except partial heating method).

APPENDIX A. CAUTIONS ON CONNECTING CRYSTAL RESONATOR

When using the system clock oscillation circuit, wire the portion enclosed by the dotted line in the figure below as follows to prevent adverse influence from wiring capacity.

- · Keep the wiring length as short as possible.
- If capacitances C1 and C2 are too high, the oscillation start characteristics may be degraded or current consumption may increase.
- Generally, connect a trimmer capacitor for adjusting the oscillation frequency to the XIN pin. Depending on the crystal resonator to be used, however, the oscillation stability differs. Therefore, evaluate the crystal resonator actually used.
- The crystal oscillation frequency cannot be accurately adjusted when an emulation probe is connected to the Xout and Xin pin, because of the capacitance of the probe. Adjust the frequency while measuring the VCO oscillation frequency.



APPENDIX B. DEVELOPMENT TOOLS

The following development tools are available for development of programs for the $\mu PD17709$.

Hardware

Name	Outline	
In-circuit emulator (IE-17K IE-17K-ETNote 1 EMU-17KNote 2	IE-17K, IE-17K-ET, and EMU-17K are in-circuit emulators that can be used with any model in the 17K series. IE-17K and IE-17K-ET are connected to a host machine, which is PC-9800 series or IBM PC/AT TM , with RS-232C. EMU-17K is mounted to the expansion slot of a host machine, PC-9800 series. By using these in-circuit emulators with a system evaluation board (SE board) corresponding to each model, these emulators operate dedicated to the model. When man-machine interface software SIMPLEHOST TM is used, a more sophisticated debugging environment can be created. EMU-17K also has a function to allow you to check the contents of the data memory real-time.	
SE board (SE-17709)	SE-17709 is an SE board for the μ PD17709 subseries. This board can be used alone to evaluate a system, or in combination with an in-circuit emulator for debugging.	
Emulation probe (EP-17K80GC)	EP-17K80GC is an emulation probe for the μ PD17709 subseries. By using this probe with EV-9200GC-80 ^{Note 3} , the SE board and target system are connected.	
Conversion socket (EV-9200GC-80 ^{Note 3})	EV-9200GC-80 is a conversion socket for 80-pin plastic QFP (14 × 14 mm). It is used to connect EP-17K80GC and target system.	
PROM programmer (PG-1500)	PG-1500 is a PROM programmer supporting μPD17P709. It can program μPD17P709 when connected with PG-1500 adapter PA-17KDZ and programmer adapter PA-17P709GC.	
Programmer adapter (PA-17P709GC)	PA-17P709GC is an adapter to program μPD17P709. It is used with PG-1500.	

- Notes 1. Low-price model: external power supply type
 - 2. This is a product of I.C Corp. For details, consult I.C Corp. ((03) 3447-3793).
 - 3. One EV-9200GC-80 is supplied with the EP-17K80GC. Five EV-9200GC-80 are also available as a set.

Remark Third party PROM programmers AF-9703, AF-9704, AF-9705, and AF-9706 are available from Ando Electric Co., Ltd. Use these programmers with programmer adapter PA-17P709GC. For details, consult Ando Electric Co., Ltd. ((03) 3733-1163).

Software

Name	Outline	Host Machine	os		Media	Parts Number	
17K series	AS17K is an assembler that can be commonly used with 17K series. To develop programs for the µPD17709, this AS17K and a device file (AS17707)	PC-9800 series	PC DOS TM		5" 2HD	μS5A10AS17K	
assembler					3.5" 2HD	μS5A13AS17K	
(AS17K)		IBM PC/AT			5" 2HC	μS7B10AS17K	
	are used in combination.				3.5" 2HC	μS7B13AS17K	
Device file	AS17707 is a device file for the μPD17709 subseries. It is used with the assembler common to the 17K series (AS17K).	PC-9800 series	MS-DOS		5" 2HD	μS5A10AS17707	
(AS17707)						3.5" 2HD	μS5A13AS17707
		IBM PC/AT	PC DOS		5" 2HC	μS7B10AS17707	
	,				3.5" 2HC	μS7B13AS17707	
Support	SIMPLEHOST is man-machine	PC-9800 series	MS-DOS Wind	lows	5" 2HD	μS5A10IE17K	
software	interface software that runs on Windows™ when a program is developed by using an in-circuit emulator and personal computer.				3.5" 2HD	μS5A13IE17K	
(SIMPLEHOST)		CT) I IDM DC/AT	IBM PC/AT	PC DOS		5" 2HC	μS7B10IE17K
					3.5" 2HC	μS7B13IE17K	

Remark The version of the supported OS is as follows:

os	Version		
MS-DOS	Ver.3.30 ~ Ver.5.00A ^{Note}		
PC DOS	Ver.3.1~Ver.5.0 ^{Note}		
Windows	Ver.3.0~Ver.3.1		

Note MS-DOS Ver. 5.00/5.00A and PC DOS Ver. 5.0 have a task swap function, but this function cannot be used with this software.